

Optimization Tool for Layout Stack to ensure Even Current Sharing among Paralleled Switching Devices

Layout impedance balance for paralleled power devices

Project collaboration with KK Wind Solutions

Shubham Gupta

Energy Engineering, PED4-1048, 2025

Master Thesis





AAU Energy

Aalborg University

<https://www.energy.aau.dk/>

AALBORG UNIVERSITY

STUDENT REPORT

Title:

Optimization Tool for Layout Stack to ensure Even Current Sharing among Paralleled Switching Devices

Theme:

Layout impedance balance for paralleled power devices

Project Period:

Spring Semester 2025

Project Group:

PED4-1048

Participant(s):

Shubham Gupta

Supervisor(s):

Academic Supervisor

Szymon Michal Beczkowski

Co-supervisors

Stig Munk-Nielsen

Pawel Piotr Kubulus

Industrial Supervisor

Anders Eggert Maarbjer

Page Numbers: 60

Date of Completion:

May 28, 2025

Abstract:

The project explores a pragmatic approach to achieve balanced current sharing among paralleled power modules by optimizing external layout of the system using Genetic Algorithm (GA). The goal is to enable detection of impedance imbalances in complex system layouts, making it easier for designers to visualize and mitigate issues during the early stages of development. A key feature of this project is the use of FastHenry, an open-source software tool. Its accessibility and transparency provide users with full control over design and operation, while its seamless integration with MATLAB, the workflow becomes more efficient, enabling automated simulations, equation solving, and interactive visualizations. For a fully open-source alternative, Python can be used as well to achieve similar integration. To validate the tool's output, several layout variants with varying complexity were generated using the algorithm and tested using a Double Pulse Test (DPT) setup at KK Wind Solutions' facility. Further developments shall include improving the accuracy of the Fast Henry model, refining the optimization tool for convergence speed and making it user-interactive.

Index Terms - "Genetic Algorithm (GA), Current Sharing, Paralleled Power Modules, Impedance Balancing, FastHenry, MATLAB Integration, Python, Double Pulse Test (DPT), Layout Optimization, Open-Source"

The content of this report is freely available, but publication (with reference) may only be pursued due to agreement with the author.

Preface

This report has been prepared by PED4-1048 as part of the MSc in Power Electronics and Drives master's thesis semester at Aalborg University, in collaboration with KK Wind Solutions.

I would like to express my sincere gratitude to my academic supervisor, **Szymon Michal Beczkowski**, co-supervisors **Stig Munk-Nielsen**, and **Pawel Piotr Kubulus** from **Aalborg University** for their outstanding supervision and invaluable insights throughout the project. Their guidance helped me develop the ability to break down complex problems into manageable parts, identify core challenges, and implement effective solutions. As someone new to electromagnetic multi-physics tools and genetic algorithm optimization, this project was a significant learning experience. It boosted my confidence and deepened my understanding of how to approach and solve complex engineering problems.

I also extend my heartfelt thanks to our project partner, **KK Wind Solutions**, for their continuous support and collaboration. I am especially grateful to the company for granting access to their facilities for carrying out tests relevant to the project. Special thanks goes to **Anders Eggert Maarbjerg** for his expert guidance and unwavering support, which were instrumental in shaping the direction of this work. I also appreciate the contributions of **Jakob Diechgraeber** and **Bjørn Rannestad**, with whom the brainstorming sessions and idea bouncing greatly enriched the project developments.

A special note of thanks to my wife, **Pooja**, for her unwavering belief in me. Her encouragement during the challenging phases of the project kept me motivated and inspired.

This project was conducted during the spring semester of 2025, from February to June.

This project investigates the detection and mitigation of layout-induced parasitic imbalances in paralleled power modules—an issue that can significantly affect system performance due to the arbitrary nature of external layouts. To address this, a Genetic Algorithm (GA)-based optimization method was developed to automate layout balancing. By integrating the open-source simulation tool FastHenry with MATLAB, the approach offers a transparent and flexible solution for early-stage layout evaluation. Its effectiveness was validated through Double Pulse Test (DPT) measurements at KK Wind Solutions, using algorithm-generated layout variants, demonstrating the tool's practical value in real-world applications.


Reading guide

This summary report is separated into chapters which are numbered progressively. These chapters are further separated into sections. The reference method used in this project report is that of the Institute of Electrical and Electronics Engineers (IEEE). Several appendices are attached, including MATLAB scripts, Fast Henry scripts and results.

The following programs have been used during the course of the project:

- Overleaf by WriteLatex Ltd.
- Drawio by JGraph Ltd and draw.io AG
- MATLAB by MathWorks
- PLECS by Plexim GmbH
- LT Spice by Analog Devices
- FastHenry2
- FreeCAD EM Workbench

Aalborg University, May 28, 2025



Shubham Gupta
sgupta23@student.aau.dk

Summary

As the demand for high-power systems grows—particularly in renewable energy and Power-to-X (PtX) applications—paralleling power modules is becoming increasingly popular to scale power capacity. However, this introduces a critical design challenge: **layout-induced parasitic imbalances** caused by ambiguous system layouts. These imbalances lead to **uneven current sharing**, which can degrade system performance, reduce reliability, and shorten the operational lifespan of components.

The project investigates an automated optimization approach to mitigate the external layout impedance imbalances for equal and uniform current carried out through each module in parallel.

A comprehensive and automated workflow was developed, integrating **FastHenry**, an open-source multiphysics simulation tool, with **MATLAB** for scripting, data processing, and optimization. The methodology is structured into three main components:

- **Test System Modeling** - FastHenry was used to model the parasitic impedance of external layouts. A digital representation of the test setup was created, incorporating key parasitic elements such as interconnect inductances. The model neglects internal module characteristics and gate driver influence to focus on layout-induced effects. It outputs impedance matrix of the layout, enabling analysis of imbalance patterns.
- **Automation Layer** - MATLAB was employed to automate the generation and execution of FastHenry scripts, parse simulation outputs, and manage optimization. This automation significantly reduces manual effort, improves repeatability, and allows for scalability to systems with varying numbers of paralleled modules.
- **Optimization via Genetic Algorithm (GA)** - A Genetic Algorithm approach was selected for its robustness in handling non-linear, multi-variable problems. The GA modifies layout parameters within defined constraints, seeking to minimize current imbalance. Penalty functions were introduced to guide the search toward feasible and practical solutions. The algorithm iteratively evolves layout configurations, comparing generations to converge on optimal designs.

To validate the Fast Henry model and Optimization tool, a few layout variants generated by the GA were physically manufactured and tested using a **Double Pulse Test (DPT)** setup at **KK Wind Solutions**. The validation confirmed that the simulation accurately predicted **current distribution trends** across modules, under various test conditions (e.g., load positions, cable distances from DC link busbar). However, the **magnitude of current deviations** in simulation was often higher than in physical measurements. This discrepancy was traced to model simplifications and the exclusion of certain real-world effects. Despite this, the tool proved effective in identifying problematic layout configurations and guiding improvements. Depending on the preferences of the user, it is possible to carryout analysis based on the project requirements.

To conclude, this thesis attempts to solve the problem of external layouts using an automated approach to layout optimization for paralleled power modules, addressing a critical challenge in high-power electronics. By combining open-source simulation with

intelligent optimization, the tool offers a practical solution for early-stage design validation and improvement. With further development, it has the potential to become a valuable asset in the design of efficient, reliable power systems.

Future works may include improving the accuracy of the Fast Henry model by introducing more components and increasing fidelity. Parameters such as current density, voltage overshoots and thermal aspects can be analysed and considered as feedbacks for refining the solution by introducing realistic electrical constraints. The GUI can be developed to make the code easily accessible and more interactive. The target applications can focus on the end goals of system topologies for rectifiers and DC-DC buck converters for solution's direct implementation into the system.

Abbreviations

Abbreviation	Explanation
DPT	Double Pulse Test
AC	Alternating Current
DC	Direct Current
MCPM	Multi-Chip Power Module
RSM	Response Surface Modeling
FET	Field-effect Transistors
IGBT	Insulated-Gate Bipolar Transistor
MOSFET	Metal-Oxide-Semiconductor Field-Effect Transistor
WBG	Wide-Band Gap
GaN HEMTs	Gallium Nitride High-Electron Mobility Transistor
FEA	Finite Element Analysis
GA	Genetic Algorithm
PSO	Particle Swarm Optimization
SA	Simulated Annealing
ACO	Ant Colony Optimization
PCB	Printed Circuit Board
PV	Photo-Voltaic
Si	Silicon
SiC	Silicon Carbide
EMC	Electro-magnetic Compatibility
PEEC	Partial Element Equivalent Circuit
CAD	Computer-Aided Design
KVL	Kirchhoff's Voltage Law
EM	Electromagnetic
ESL	Equivalent Series Inductance
CO ₂	Carbon Dioxide
MVAC	Medium Voltage Alternating Current
HVDC	High Voltage Direct Current
MMC	Modular Multilevel Converter
WBG	Wide-Bandgap
REN	Renewable Energy
IEA	International Energy Agency
IRENA	International Renewable Energy Agency
AFE	Active Front End
DSO	Digital Signal Oscilloscope
DB	Dead Band
P2X or PtX	Power-to-X
EV	Electric Vehicle
P2H	Power-to-Hydrogen
EMI	Electromagnetic Interference
DUT	Device Under Test

Contents

List of Figures	xi
List of Tables	xii
1 Introduction	1
1.1 Review of State of Art	3
1.2 Problem Analysis	8
1.3 Problem Statement	10
1.3.1 Objectives	10
1.3.2 Scope, Constraints and Assumptions	11
1.3.3 Limitations	11
1.3.4 Trade-off Analysis: Utilization vs Developmental Cost	12
1.4 Thesis Outline	12
2 Modeling	14
2.1 FastHenry Modeling	14
2.2 Design Tool Modeling	17
2.2.1 Development of the optimization algorithm	17
2.3 Analytical Modeling for DPT	28
3 Laboratory Setup	31
3.1 System Identification	31
3.1.1 System Components	31
3.1.2 Measurement Equipment	34
3.2 Setup Assembly	38
4 Testing and Validation	39
4.1 Test Procedure	39
4.2 Lab results	41
4.3 Design Tool Modifications	44
4.3.1 Observed Phenomenon and Corrective Methods	45
4.3.2 Discussions and Remarks	49
5 Results and Analysis	50
5.1 Post Validation Analysis	50
6 Conclusion and Future Work	54
6.1 Conclusion	54
6.2 Future Works	55
Bibliography	57
A Fast Henry Model	i
A.1 Fast Henry Evaluation Script	i
A.2 Skin Depth Calculations	xl
B Optimization Tool	xliii

C	Theory	lix
C.1	Power Electronics Devices	lix
C.1.1	Device Paralleling	lix
C.2	Challenges with Parasitics	lix
D	Lab Test Results	lxi
D.1	Mid-point connection at $z = 153$ mm	lxi
D.2	End-point connection at $z = 153$ mm	lxiv
D.3	End-point connection at $z = 103$ mm	lxvii

List of Figures

1.1	Power Modules for various applications [1]	1
1.2	Power modules - System power level [2]	1
1.3	Capacity increase - Wind Power [3]	2
1.4	Cumulated electrolyzer manufacturing capacities in gigawatt sorted by technology [4]	2
1.5	Electricity generation from wind and solar PV indicate potential generation including current curtailment rates [7]	3
1.6	Multi-chip power modules [8]	4
1.7	Paralleled Power Modules [18]	6
1.8	Flow Chart for Digital Design [20]	7
2.1	Complete FreeCAD Model	15
2.2	FreeCAD Model - Orthogonal View	15
2.3	Fast Henry Model with two modules	18
2.4	Fast Henry Automation Work Flow	19
2.5	Comparison Iterative Method v/s Genetic Algorithm	22
2.6	Switch-node busbar variants for Lab Testing	28
2.7	Kirchhoff's Law DPT	29
3.1	IGBT Power Module Structure and Connection Diagram	32
3.2	COMIC Board	33
3.3	Load Inductor - Air Core	33
3.4	Switch-node busbar variants for Lab Testing	34
3.5	Lab Setup - Measurements	36
3.6	System Overview - Double Pulse Test (DPT) Setup	38
4.1	Test Setup - Load Connection Arrangement	40
4.2	Test Setup - Load Cable Arrangement	41
4.3	Mid-point connection - Variant 1	42
4.4	Mid-point connection - Variant 2	43
4.5	End-point connection - Variant 3	44
4.6	Comparison - Analytical Model v/s Testing Results Plot	48
5.1	Logarithmic Current Distribution - Complete System 2.1	50
5.2	Current Distribution - Variant 2 and Variant 3	52
A.1	Segment Discretization [33]	xli
D.1	Mid-point connection - Variant 1	lxi
D.2	Mid-point connection - Variant 2	lxii
D.3	Mid-point connection - Variant 3	lxiii
D.4	End-point connection - Variant 1	lxiv
D.5	End-point connection - Variant 2	lxv
D.6	End-point connection - Variant 3	lxvi
D.7	End-point connection - Variant 1	lxvii
D.8	End-point connection - Variant 2	lxviii
D.9	End-point connection - Variant 3	lxix

List of Tables

2.1	Comparison of Iterative Method and GA Optimization Method	21
2.2	Dynamic Penalties for GA Full Model	23
3.1	Specifications - 100mm IGBT Power Module	32
3.2	Specifications - Load Inductor	34
3.3	Measurement Equipments	35
3.4	DC-Link Capacitor Details	37
4.1	Test Specifications	39
4.2	Comparison - Analytical Model v/s Testing Results	47
A.1	Magnetic Permeability Parameters	xl
A.2	Electrical and Geometrical Input Data	xli
A.3	Example calculations of width variables	xlii

Chapter 1 Introduction

In modern power electronics, power modules are compact assemblies that integrate power semiconductor devices. These modules are widely employed in demanding applications such as home, renewable energy systems, industrial electrolyzers, and tractions where high performance, reliability, and scalability are crucial.




Figure 1.1: Power Modules for various applications [1]

Figure 1.1 shows a range of SiC Power modules used in various applications from Home Appliances, High frequency switching applications and Traction & HVDC applications from Mitsubishi [1].




Figure 1.2: Power modules - System power level [2]

As shown in figure 1.2, to meet these growing demands, paralleling multiple power modules has emerged as a key design strategy. This approach enables systems to achieve higher power density, improved thermal performance, and enhanced fault tolerance, all while preserving modularity for easier maintenance and future expansion. Figures 1.3 and 1.4 are indicatives of increasing power demands in renewable energy sectors.




Figure 1.3: Capacity increase - Wind Power [3]




Figure 1.4: Cumulated electrolyzer manufacturing capacities in gigawatt sorted by technology [4]

The global push toward sustainability is accelerating the adoption of such technologies. The environmental impacts of fossil fuels and greenhouse gas emissions have prompted 131 countries—responsible for 88% of global emissions—to commit to achieving net-zero emissions by 2050. This ambitious goal is driving a rapid transformation in the energy landscape[5].

Renewable energy is a crucial part of this transition. According to recent forecasts, re-

newable energy consumption across the power, heat, and transport sectors is expected to increase by nearly 60% between 2024 and 2030. The electricity sector is the primary driver of this growth, accounting for more than three-quarters of the overall increase. This surge is supported by falling technology costs, favorable policies in over 130 countries, and the expanding use of electricity in road transport and power generation sectors such as wind and solar PV [6].




Figure 1.5: Electricity generation from wind and solar PV indicate potential generation including current curtailment rates [7]

The figure 1.5 shows the percentage share of the renewables in the electricity sector with Wind and Solar PV contributing the major share.

While the demand and growth in these sectors are substantial, The energy transition involves broader range of Renewable Energy (REN) resources beyond wind, solar PV, and battery storage, moving towards multienergy vector-based systems. These also include hydrogen pipelines via power-to-X (P2X) technology and the heat generation areas. Integrating these diverse energy vector requires power conversion interfaces with varying ratings, configurations, control and operation strategies, to harmonise the working of these renewables and getting the desired system output, robustness and stability.

1.1 Review of State of Art

For these multi-Megawatt applications effective power handling, scalability and system reliability are of utmost importance. Power Electronics plays a crucial role in harnessing the energy generated from these varied sources to make it consistent with the outputs. Distinct configurations such as Medium Voltage AC (MVAC), High Voltage DC (HVDC)

connections, for power distribution and delivery, AC and DC coupling and decoupling using Multi-Level Modular (MMC) converters, AC to DC, DC to DC and DC to AC power conversions for compatibility with other power sources and employing different topologies to translate throughput requirement provide a strong foundation for utilising these renewable resources as an alternate for the conventional fossil fuel based resources. The production of multi-chip power modules, paralleled power modules and stacks has been an inherent part of the power electronics for sustaining and scaling equipments pertaining to these high current applications.




Figure 1.6: Multi-chip power modules [8]

The report "Solutions for Wind Energy Systems" by Infineon Technologies [9] emphasizes the critical role of paralleling power modules in enhancing the reliability and efficiency of wind energy systems. By distributing the load across multiple modules, the system achieves better thermal management, reducing the risk of overheating and improving overall efficiency. This approach also enhances scalability, allowing systems to be easily expanded to meet increasing power requirements. Paralleling addresses key challenges such as effective heat dissipation, redundancy for uninterrupted power supply, and lower inductance for faster switching speeds and reduced losses, making it essential for reliable and efficient wind energy conversion using their IGBTs with a notable emphasis on modular designs and the explicit support for paralleling modules or sub-assemblies.

The paper "Hard Paralleling SiC MOSFET Based Power Modules" [10], explores the technical and commercial aspects of paralleling power modules for high current applications. It talks about the importance of paralleling of power modules instead of using higher rated single modules. The more critical aspect is improved thermal performance, reduced inductances in both power loops and gate drivers as compared to large physical packages. Commercially, smaller, high-volume packages are cost-effective and scalable.

The report "Designing for Scalability in High Power Applications" by Wolfspeed [11] emphasizes the advantages of using Silicon Carbide (SiC) MOSFETs for scalable high-power applications. It highlights how paralleling discrete SiC MOSFETs enhances flexibility, scalability, and thermal management, addressing issues like current imbalances and parasitic inductances. This approach ensures efficient and reliable operation, making it ideal

for both system upgrades and new configurations. The report underscores the importance of optimizing power density, design simplicity, system costs, and reliability through the use of SiC technology.

Power module paralleling plays a crucial role in the handling of high power suited for the electrolyzer requirement, the nature article [12] titled, "Power electronics for green hydrogen with focus on methods, topologies, and comparative analysis", discusses paralleling of advanced power electronic devices such as (Active Front End) AFEs, DC-DC converters are crucial for meeting the high current and stable DC voltage demands of industrial electrolyzers. They ensure high efficiency, and power quality of the electrolyzer to operate smoothly. With possibility of smoother integration with fluctuating power outputs from renewables sources, they hold the key towards development of the green hydrogen infrastructure.

As seen from the above researches, it is evident that paralleling plays a crucial role for such applications. One of the key challenges in this approach is managing internal current imbalances, which can arise due to variations in device characteristics and thermal conditions. To address this, ongoing research is focused on optimizing chip design and packaging to enable more balanced current sharing across modules. Recent advancements in these areas are steadily improving the practicality and performance of paralleled configurations, making them increasingly viable for integration into complex, high-current energy systems.

The paper titled "Parallel Connection of Silicon Carbide MOSFETs—Challenges, Mechanism, and Solutions" by Helong Li [13] describes the complexities and solutions associated with the parallel connection of Silicon Carbide (SiC) MOSFETs. The article, [14] explains impacts of static and dynamic current imbalance in paralleled power MOSFETs leading to uneven conduction and switching losses, causing thermal issues and reliability problems. It highlights strategies to manage these imbalances for efficient and reliable operation. The paper, "Optimization and Validation of Current Sharing in IGBT Modules With Multichips in Parallel" [15], also aims towards balanced power distribution by equalising the circuit parasitics within IGBTs to reduce chip stress.

The paper titled "Switching Current Imbalance Mitigation in Power Modules with Parallel Connected SiC MOSFETs" [16] addresses the challenge of uneven current sharing in paralleled SiC MOSFETs due to layout-induced parasitic asymmetries. These imbalances can cause excessive current overshoot and stress on individual devices. To mitigate this, the authors propose a method of tuning individual source inductances. The approach is validated through numerical parasitic extraction and experimental testing, showing significant improvement in current sharing and switching behavior.

A notable study from the University of Arkansas introduces a methodology for fast and accurate parasitic extraction in the layout design of Multi-Chip Power Modules (MCPMs) [17] using response surface modeling (RSM). This approach supports multi-objective optimization by enabling rapid evaluation of layout-induced parasitics, which is critical for high-performance power module design. The research integrates FastHenry, an open-source tool, to simulate frequency-dependent parasitic inductances across various layout

configurations. FastHenry stands out in this context due to its accessibility, accuracy, and ease of integration into automated workflows. By leveraging this method, designers can explore thousands of layout variants efficiently, balancing electrical performance, thermal behavior, and physical constraints—ultimately accelerating the development of optimized, low-parasitic Multi-Chip Power Modules (MCPMs) for applications such as electric vehicles, renewable energy systems, and industrial drives.

Another aspect is the external layout parasitics which plays an important role towards balanced power distribution. This ensures higher reliability and long term operation of the power devices. There are several variants of the high voltage power modules in the market which are designed specific to the application requirements for instance, a 2kV or 2.3kV module is developed for the electrolyzer and wind power applications, 3.3kV modules are available for the traction loads etc. Paralleling these modules efficiently can scale up the current carrying capability and enhance power handling capacity. Figure 1.7 shows an example of paralleled power modules for high power handling capability.




Figure 1.7: Paralleled Power Modules [18]

Since layout is not always standard and is specific to a designer, a careful analysis of the imbalances needs to be placed in order to meet the current requirements. Partial impedance computation and analysis using multi-physics softwares necessitates the understanding of influence of parasitics on the system behaviour. This helps to develop a balanced layout which generates an equalized impedance seen by each module either equally good or equally bad, ensuring balanced current sharing among the modules. As the current level grows higher, the significance of the layout becomes more and more prominent. That is why it is a good idea to develop a model for deeper analysis.

The study titled “Lumped Parameter Modeling Based Power Loop Analysis Technique of Power Circuit Board with Wide Conduction Area for WBG Semiconductors” [19] proposes a simplified yet effective method for analyzing parasitic effects in power circuit layouts used with wide-bandgap (WBG) semiconductors. The technique models the power loop using lumped parameters to capture the influence of layout-induced parasitics, which are critical in high-speed switching environments. To validate the model, the researchers employed PSpice for circuit-level simulation and ANSYS Q3D Extractor for 3D electromagnetic parasitic extraction. While commercial tools like ANSYS Q3D of-

for comprehensive multiphysics capabilities, open-source alternatives such as FastHenry can also be used for inductance extraction, offering a lightweight and accessible option for academic and early-stage design workflows.

The thesis titled "Design and Optimisation of a Half-Bridge Switching Module With Parallel GaN HEMTs for High Power Applications Using Finite-Element Analysis" [20] focuses on developing a high-performance power switching module using gallium nitride (GaN) high-electron-mobility transistors (HEMTs). The work emphasizes minimizing parasitic inductance and optimizing thermal and electrical performance through finite-element analysis (FEA). It explores the challenges of paralleling GaN devices, such as current sharing and layout symmetry, and proposes design strategies to ensure reliable high-power operation. The study also includes simulation and experimental validation of the proposed module design.

Although these models are very effective in identifying the parasitic imbalances, the layout optimization can take several iterations to solve an acceptable solution. The thesis [20], iterates the process by developing a PCB layout, analysing the model in FEA software, extracting the parasitics and simulating in LT SPICE for inductance equalization and reevaluating to match them closely.




Figure 1.8: Flow Chart for Digital Design [20]

Figure 1.8 shows the Flow Chart for Digital Design. This is a good close loop approach to mitigate the problem with balancing and is being currently used in the industry as well.

The investigation on the element of automation adds an extra layer to the layout balancing and expedites the process to develop a suitable solution. This will reduce layout reconstruction iterations and provide more time for in-depth analysis of the set layout, ensuring reduced failures of paralleled modules. Power Electronics implementation of automation is limited, however, there are some that shows promise in the method and have witnessed good results.

The papers "Metaheuristic Optimization Methods Applied to Power Converters: A Review" [21] and "Review of Power Module Automatic Layout Optimization Methods" [22], give a comprehensive view of how metaheuristic algorithms are applied to layout optimization in power electronics. The first paper emphasizes the versatility of metaheuristic

methods like Genetic Algorithms (GA), Particle Swarm Optimization (PSO), and Simulated Annealing (SA) in handling the nonlinear, high-dimensional design spaces typical in power converter development. The second paper narrows the focus to layout optimization in power modules, comparing these algorithms based on their search capabilities, convergence behavior, and implementation complexity. Together, they highlight that while no single method is universally best, GA and PSO are particularly effective for global exploration, SA excels in local refinement, and Ant Colony Optimization (ACO) is well-suited for routing tasks within layout design.

In this study we looked into Genetic Algorithms (GAs) in greater details as its applications matched more with the given problem and there is high utilization of this algorithm in similar applications of impedance balancing for equal current sharing.

The PhD thesis titled “Efficient Automated Design and Optimization for Wide-Bandgap Semiconductor Power Modules” [23] focuses on developing automated design methodologies for power modules using wide-bandgap (WBG) semiconductors like SiC and GaN. The work integrates digital twin concepts, parasitic-aware modeling, and GA optimization technique to enhance layout design. It emphasizes the use of simulation tools and automated workflows to accelerate the design process while ensuring high efficiency and reliability in high-power applications. The research contributes to scalable and intelligent design strategies for next-generation power electronics systems.

The project, "Automatic PCB Layout Optimization of a DC-DC Converter Through Genetic Algorithm Regarding EMC Constraints", [24] explores the use of genetic algorithms to automate the PCB layout optimization of DC-DC converters, with a specific focus on minimizing electromagnetic compatibility (EMC) issues. Traditional manual layout methods often struggle to balance electrical performance with EMC compliance, especially in high-frequency switching environments. By leveraging evolutionary computation, the approach aims to intelligently evolve PCB designs that meet both functional and regulatory requirements. The study integrates EMC-aware constraints into the optimization process, ensuring that the resulting layouts are both efficient and compliant.

1.2 Problem Analysis

This section utilizes the review done in the previous section to base the problem introduction and solution investigation in the forthcoming sections.

With this higher push towards green energy and electrification, it is important to invest resources into paralleling of the developed power modules to increase the power handling capabilities of the power converters. One such application is the hydrogen electrolyzer power supply requiring a 3MW to 12 MW load supply as part of the internship project last semester [25].

This project investigated paralleling of two SiC MOSFET power modules for balanced current sharing. This approach was majorly recalibration of the test bench to achieve the point of minima. The project shows the test steps carried out to find the influence of each aspect in the setup to identify the major contributors. Out of the several aspects

considered, the external layout for the Double Pulse Test (DPT) was chalked out to have a large contribution towards the current imbalance. The limitation of this approach was, first, that there was limited flexibility to find the balance points. Secondly, it took several iterations to work out a solution and it was not completely replicable to other sites. Although, this project utilizes FastHenry for its computations, however, it was done ideally to verify the model with the test setup and simulate the influence of load cable modification through rotation to find the balance as most of the components were already fixed.

The importance of multi-physics softwares to create a digital model for such ambiguous systems is getting recognized with the arrival of power modules like IGBTs and MOSFETs. These devices tend to switch at higher speeds and carry large currents. The impact of layout parasitics became more pronounced on efficiency, and reliability of these modules.

Several multi-physics softwares are available in the market which helps in development of accurate parasitic analysis and provide close enough results. FastHenry is one such tool available in the market to develop such a model. The automation facilitation of this software makes it user-friendly and easy to work with optimization algorithms. This project utilizes this tool for analysis of the Double Pulse Test setup and developing a lumped model of parasitic components in the system.

FastHenry stands out as a potential candidate for inductance extraction due to its open-source nature, making it freely accessible to researchers, engineers, and students worldwide. Unlike many commercial alternatives, it allows users to inspect, modify, and extend its source code, enabling customization for specific applications or integration into larger simulation workflows. Its lightweight design and command-line interface make it highly portable and easy to incorporate into automated design environments. This flexibility, combined with its proven accuracy in modeling complex 3D geometries and frequency-dependent effects, makes FastHenry a preferred choice in both academic and industrial settings.

It has been used for similar applications, for instance, The paper "Accurately Modelling of Parasitics in Power Electronics Circuits Using an Easy RLC-Extraction Method" [26] presents a practical and accessible approach for modeling parasitic inductance and capacitance in power electronic circuits. It utilizes the open-source tools FastCap and FastHenry to extract RLC parameters from 3D geometries, enabling accurate simulation of circuit behavior. The method is demonstrated through a case study involving a buck converter, showing how layout-induced parasitics significantly affect switching performance.

The integration of FastHenry with MATLAB opens a lot of possibilities into in-depth analysis of the system at hand and will provide valuable insights of the benefits to automation of the process. One of the researches done along this lines is the paper, "Partial Element Equivalent Circuit (PEEC) Toolbox for MATLAB, integrating FastCap2 and FastHenry2 for Calculation Partial Elements and Multisim or LTspice for circuit simulation" [27]. This paper presents a MATLAB-based PEEC Toolbox designed to streamline the modeling of electromagnetic problems by converting them into circuit equivalents. It integrates FastCap2 and FastHenry2 for calculating partial capacitance and inductance

elements, respectively. The toolbox supports geometry definition, meshing, and netlist generation, enabling seamless simulation in LTspice or Multisim. This integration offers a flexible, open, and automated workflow for EMC-aware circuit design and analysis.

It is therefore, prudent to make a fast and reliable software impedance computation for making the analysis faster and explore more dimensions. The tendencies were observed by moving and changing the size of the cutouts in the switch-node busbar and in order to find the minima point, the approach was taken to increase the computation efficiency. This is a solid approach by making a digital model and developing a method for finding the best possible layout creating the possibility of minimizing the impact of layout interference in paralleling operation.

An automated approach towards using the initial design as reference and defining the parameters of freedom or mobility can expedite the approach towards a feasible solution ensuring the accuracy and precision of results.

1.3 Problem Statement

Formulating a precise research problem is a foundational step in any scientific inquiry, as it defines the study's scope, direction, and relevance. As Pardede (2018) [28] explains, this process involves systematically narrowing a broad area of interest into a specific researchable issue considering theoretical, contextual, and methodological factors. Complementing this, the thesis by Kenneth C. Bowen [29] underscores the importance of aligning the research problem with real-world challenges and the availability of analytical tools, ensuring both feasibility and impact.

Guided by these principles, this study focuses on identifying and addressing critical gaps in the paralleling of multi-chip power modules—specifically the influence of external layout parasitics, utilizing the development of accurate digital models, and the use of automation to enable faster computation and more comprehensive analysis.

"Is it possible to develop an algorithm aimed at modifying and reiterating the FastHenry script providing an automated approach to minimize the effects of layout while conforming to practical system limitations?"

1.3.1 Objectives

In this project the main objectives are:

- To develop a FastHenry model to accurately emulate the parasitics of the test setup for Double Pulse Testing.
- To automate the loading, execution and parameter storage of FastHenry model for further analysis using MATLAB.

- To develop an optimization algorithm aimed at modifying and reiterating the FastHenry script to minimizing the effects of layout while conforming to practical system limitations.
- Validate the solutions obtained using lab testing on the Double Pulse Test Setup at KK Wind Solutions.

1.3.2 Scope, Constraints and Assumptions

This project involves the development of an optimization tool designed to mitigate current imbalance arising from impedance mismatches between paralleled power modules.

Since, the power stacks are in production and are used as a modular unit for the power supply of the electrolyzers, the scope of the tool is limited to changing DUT switch-node busbar and point of load connection. Based on conclusions drawn in the previous semester [25], a new switch-node busbar will be designed to address the imbalance introduced in the power stack layout. This approach allows full flexibility in configuring the DUT connection busbar, which is essential for the optimization tool's effectiveness.

It is important to note that the project is limited to the analysis of the DPT setup as it is easier to verify the model and optimization method there. It can be later extended to three-phase inverter or rectifier operation, which is the end goal.

The power modules and gate drivers are not the part of in-house development and limited information is available on the structure and design due to the proprietary nature. Also, adhering to the timelines and limited manpower, the pace of decision-making, project planning, and further resource availability are crucial aspects to be taken into consideration.

Given the project's scope, the gate drivers are treated as ideal components and the power module's (IGBT in this case) forward voltage drop and emitter inductance only are taken into consideration. While their influence on switching behaviors and overall module performance is acknowledged, it is considered negligible for the project's objectives. Nonetheless, their effects are still analyzed within the project's defined parameters. It is also assumed that the quasi-steady state behavior of the power module shall be the same and will show similar results during testing.

It is assumed that the DC link voltage remains at the same potential for the test duration. The capacitors are assumed to contain the ripple content within grid standards and are not taken into consideration for the project scope. Also, the inductor is considered ideal and is taken as air core to not saturate at the operating currents as well as its inductance is assumed to be constant for the test duration.

1.3.3 Limitations

The project aims to resolve only the current imbalances in the system and does not focus on analyzing the gate-emitter and collector-emitter voltages. However, the switching is ensured with sufficient dead time for shoot-through protection.

A single frequency of 10 kHz is taken for impedance extraction to lower the computation time. This frequency is of high importance as the industry wishes to evaluate the switching frequency from 4-10 kHz operation for its IGBTs and MOSFET power modules. Although, this is a quasi-static analysis done using the Double Pulse Testing, this influence and behavior of system at this ramp up frequency shall provide insights into the device operation.

For the Double Pulse Test, since the input is a DC voltage which essentially becomes a step response during the switch operation. Therefore, an impedance matrix computed at single frequency and further circuit model based on it will contain an error margin which shall impact the accuracy of the model. A reduced order model is an approach to help with the circuit analysis combining the output at various frequencies and developing a state space model of the parasitics valid for a range of frequencies. However, taking the project timeline into consideration, this approach might not be completely feasible.

1.3.4 Trade-off Analysis: Utilization vs Developmental Cost

This thesis aims towards investigating the integration of FastHenry and MATLAB for automation, and in-depth analysis of the test system. It is worth questioning the credibility of the optimization tool along the development time and further analysis prospects.

"Since it is targeted towards a single objective and the scope of modification is limited, will it be an investment or a tedious activity saving small time which is far less than the development time of the tool?"

Despite the model's narrow focus, the development of a dedicated optimization tool proves to be a worthwhile investment. While manual tuning might yield comparable results in simple cases, the tool provides substantial benefits in terms of automation, repeatability, and design exploration:

The tool serves various important purposes as mentioned below:

- **Scalability** – The tool supports configurations with 2 to 4 parallel power modules, allowing flexible adaptation to future design iterations where minimizing layout-induced parasitics becomes increasingly critical.
- **Customizability** – Designers can control the number, shape, and positioning of cutouts, as well as the point-of-load connection. This enables a tailored balance between computational load and model precision depending on the use case.
- **Sensitivity Analysis** – The automated nature of the tool facilitates parameter sweeps and sensitivity studies, helping highlight design variables with the most significant influence. This accelerates debugging and supports informed decision-making.

1.4 Thesis Outline

This chapter is dedicated to familiarize the reader with the overall structure of the thesis based on the sequential chapters.

Chapter 2 is divided into two main parts. The first part focuses on the modeling of the Double Pulse Test (DPT) setup using FastHenry in combination with FreeCAD. It introduces the rationale behind the model development, outlines the step-by-step process followed, and discusses the complexity involved in creating an accurate and functional model. The second part presents the development of an optimization tool designed to minimize impedance imbalance, which is critical for ensuring equal current sharing among paralleled power modules. The tool takes the FastHenry script as a reference for modification in the model. It details the modifications made to the model, the constraints applied, and the optimization process used to achieve the lowest possible impedance. The goal is to enhance the model's output by systematically refining its parameters within defined limits.

Additionally, this chapter discusses the development of an analytical model for post analysis of the output from the optimization tool. It applies KVL to the DPT loop including the parasitics obtained. It helps to compute the power module current values at the time point of interest.

Chapter 3 displays the lab setup and identifies the components of the Double Pulse Test (DPT). It provides the specifications of the system components and the measurement devices for monitoring operation.

Chapter 4 presents the testing procedure and operating conditions for the Double Pulse Test (DPT) setup. The testing is done for three variants of the busbar at different points of load connection. The testing is done step-by-step to analyze the simulation and measurement results for comparing their current sharing to analyse the accuracy of the Fast Henry Model.

Chapter 5 does the analysis obtained results including parameter sweep for sensitivity analysis, current density and distribution in the system and fidelity analysis for accuracy of simulations with the measurements.

Chapter 6 concludes the thesis with the results, findings, learnings and oversights, taking the whole project duration, manpower and available resources into account. This paves the way for further developments on the project and how it can be improved and what directions could be some of the methods towards further developing the project into a more adoptable version. The future works needs to mend the project to make it more refined, computationally faster and user friendly. This section presents the possible directions of the project for future developments.

Chapter 2 Modeling

2.1 FastHenry Modeling

To accurately characterize the parasitic interactions in a Double Pulse Test (DPT) setup for paralleled power modules, including IGBTs and MOSFETs, a dedicated electromagnetic model was developed using FastHenry.

This modeling effort was driven by the need to capture parasitic inductances that critically influence the current sharing of the paralleled modules. The model serves as a foundational tool for evaluating layout strategies, optimizing interconnect geometries, and ensuring reliable operation of modern power electronic systems.

As mentioned in the section 1.1, capturing the parasitics for busbars and ambiguous layouts is difficult and a software like FastHenry can be a useful source for implementing and analysing the test bench for the project.

The software provides integration with FreeCAD, facilitated by tools such as the export-to-FastHenry python script from the EM Workbench project. This significantly enhances the modeling workflow by providing a visual and parametric interface for geometry creation. It allows user to design and visualise complex 3D conductor layouts which can be translated directly to a FastHenry compatible code. This workflow empowers engineers to iterate quickly, visualize parasitic paths, and better understand the physical layout's impact on electrical performance.

The development of FreeCAD models using EM workbench were referred using the resources available online [30], [31] and [32] which were essential learning materials for providing both theoretical background and practical modeling support. It is worth mentioning KK Wind Solutions to provide a reference FreeCAD model to speed up the model development process. I am grateful to the company for such important contribution for the project. With modifications to the switch-node busbars, adding load connection cables and required nodes and ports, the model could be used for further computations.




Figure 2.1: Complete FreeCAD Model




Figure 2.2: FreeCAD Model - Orthogonal View

The model shown in figures 2.1 and 2.2 represent the digital design of the test bench at KK Wind Solutions. The ports are connected on the DUT for visualization of impedance seen by the top IGBT of power modules.

There are certain critical details for the model as shared below:

1. DUT Switch node busbar is made of Aluminum for testing purposes. The busbar conductivity is taken as 35,000 S/mm. For all the other conduction path, the default conductivity is taken as 58,000 S/mm for Copper.
2. The DC link capacitors are shorted to avoid their influence in impedance analysis. Consideration of internal parameters like ESL and ESR shall provide more realistic flow of currents based on the placement of the capacitors and the DC link busbar resistance. It is however difficult to model since we are analysing in Fast Henry environment.
3. The auxiliary power modules for testing the DUT has bottom IGBT of power module turned ON before starting the test. It provides the path for current to flow from switch node to DC-. In the model however, the DC - is shown shorted with the braided busbar assuming IGBTs are always ON.
4. Heat sinks are modeled in the system to take into account the eddy currents generated due to magnetic coupling of the load cable and the nearby busbars.
5. The load cable length is kept larger than 500 mm so that to avoid the change in mutual coupling when the load point of connection sweep is done. From the previous semester [25], it was concluded that if the length of the cable is larger than the switch-node busbar, then the change in influence of the busbar's mutual coupling can be neglected for further increase in length.
6. The solver frequency is set to 10 kHz to match the module's switching frequency specified by KK Wind Solutions. Skin effect was not modeled due to complexity in applying skin depth across the uniform conductive plane, though it would improve accuracy of the results.

There is a good correlation to the segmentation and skin depth given in the user manual [33] for fine tuning of the model. The discretization of filaments in a segment (for eq. load cable, and braided busbars etc.) for emulating skin effect can be referred to in **Appendix A.2**. These are not extendable to busbars (uniform conductive plane).

Nonetheless, This model provides a solid foundation for further development and analysis of the system's parasitics. This model is then exported to FastHenry for processing and obtaining the corresponding impedance matrix.

For developing an understanding on the FastHenry model, simulation, operation and command line interface, two resources were referenced — FastHenry User Guide - Part 1 [33], and the FastHenry2 GitHub repository by ediloren [34]. The *FastHenry User Guide* provides foundational theory, usage instructions and advanced techniques like automation facilitation, current density plots etc. making it essential for understanding solver's capabilities and limitations. And, the *FastHenry2 GitHub repository* by ediloren extends the original solver with enhancements such as Windows compatibility, GUI support, and integration scripts such as SPICE netlist generation, making it more accessible and practical for modern engineering workflows.

The paper "FASTHENRY: A Multipole-Accelerated 3-D Inductance Extraction Program" [35] introduces a fast, scalable solver for computing frequency-dependent inductances

in complex 3D geometries using multipole acceleration. Complementing this, "Efficient Techniques for Inductance Extraction of Complex 3-D Geometries" [36] presents numerical strategies like preconditioned iterative solvers and optimized discretization. These papers helped in the utilization of functions for computing the impedance matrix in FastHenry.

This project progresses to exploit the automation facilitation of FastHenry. MATLAB is used for running the automation commands. The reference FastHenry file created using FreeCAD is loaded, the FastHenry program is run in the background and the obtained impedance matrix is stored against frequency in the MATLAB workspace.

Since the FastHenry script, command and operations are accessible through MATLAB, this provides opportunity for defined loops, carrying out sensitivity analysis using sweeps, modification of different elements of the model to add/remove components, increase/decrease the complexity and details on each busbar and cable assembly. This opens up greater possibilities to play around with the model. The optimization techniques and tuning of parameters are discussed in the next section.

2.2 Design Tool Modeling

Genetic algorithms (GAs), as detailed in Metaheuristics for Hard Optimization [37], are particularly effective for solving complex, high-dimensional optimization problems where traditional methods struggle due to nonlinearity, multi-modality, or lack of gradient information. In the context of layout parasitics matching—where the goal is to minimize impedance mismatches caused by parasitic effects in circuit layouts—GAs offer a robust population-based search strategy that can explore a wide design space and adaptively converge toward optimal or near-optimal configurations. Their ability to balance exploration and exploitation through crossover and mutation makes them especially suitable for navigating the intricate trade-offs inherent in parasitic-aware layout optimization.

Since FastHenry scripts are text-based, modifications can be made directly using MATLAB without relying on FreeCAD. However, because this alters the standard process flow, it is crucial to proceed carefully and develop the process step-by-step to ensure accurate results. A reliable approach is to consistently compare the output generated by the optimization tool with the output from FreeCAD, allowing for avoiding errors.

For the project, as mentioned in chapter 1, we proceed to modify only the DUT switch node busbar and the point of load connection in the scope of the project. Other parts of the system remain as is.

2.2.1 Development of the optimization algorithm

Implementation of GAs is possible on the FastHenry script due to the possibility of controlling the FastHenry program using MATLAB. There are certain steps followed towards creating the optimization tool.

Initial Validation

Using the FreeCAD model shown in figure 2.3 from the previous semester, [25], for two modules paralleling was used as a reference for development.




Figure 2.3: Fast Henry Model with two modules

An iterative method was developed to alter the position and size of the rectangular cutout in MATLAB. It was done to explore the automation potential of FastHenry through MATLAB. This approach enabled a sweep of the cutout across the busbar within the system constraints. It was found that the current imbalance came to 1/6th of the observed value during experimentation. With these results, it was ensured that the studying these cutouts impact is germane to our impedance analysis.

This approach was essential and accurate although, it was rudimentary since it requires high number of variables, nested loops and was highly time consuming to approach a solution. Therefore, the optimization techniques were explored in section 1.1 to find a solution for the complex non-linear system. The iterative approach here provides a good reference for comparing genetic algorithm accuracy, effectiveness and speed for further development.

Figure 2.4 shows the flow chart for Fast Henry Automation representing the steps involved for the processing of results and obtaining minimum current imbalance.




Figure 2.4: Fast Henry Automation Work Flow

The Genetic Algorithm (GA) optimization, it was configured using MATLAB's `optimoptions` function to optimize the performance of the solver. Each option was selected to balance solution quality, computational efficiency, and robustness. Below is a explanation of parameters used:

1. **Population Size:** This parameter defines the number of individuals in each generation. The paper, "Genetic Algorithms, Noise and the Sizing of populations" [38] examines how impacts Genetic Algorithm (GA) performance and proposes a population-sizing model to maintain reliable selection of building blocks. The model is validated using test functions, demonstrating that correct population sizing ensures better convergence and solution quality in GAs.

The population size N in a Genetic Algorithm can be determined using the following equation:

$$N = 2ck \left(\frac{\sigma_M^2}{d^2} \right) \quad (2.1)$$

where:

- N = required population size
- c = constant (related to confidence level)

- k = number of building blocks (or number of variables)
- σ_M^2 = variance of the fitness of building blocks
- d = difference in fitness between the best and second-best building blocks

The theoretical value comes around 20 for the minimum population size using this formula. A population size of 50 is chosen for the experiment which provides a good enough population size providing reasonable trade-off between genetic diversity and computational cost.

2. **Max Generations:** This sets the maximum number of generations the algorithm will run. It acts as a termination criterion to prevent infinite execution. A limit of 100 generations allows sufficient opportunity for convergence while maintaining practical runtime constraints.
3. **Crossover Fraction:** This specifies the proportion of the next generation that is produced through crossover (recombination of parent solutions). For this evaluation the default *crossover_scattered* is used. It creates a random binary vector to choose the traits from each parent. A value of 0.8 emphasizes exploration by combining traits from different individuals, which helps in discovering better solutions.
4. **Mutation Function:** The mutation function introduces random variations to individuals, promoting diversity. The *mutation_adapt_feasible* function adapts the mutation step size and ensures that mutated individuals remain within feasible bounds, which is particularly important for constrained optimization problems.
5. **Stall Generation Limit:** This parameter defines the number of generations with no improvement in the best fitness value before the algorithm terminates. This is combined with the maximum generations limit to form a pragmatic stopping criteria for the algorithm. A decent value of 5 stall generation ensures that the algorithm stops if it is no longer making progress, thus saving computational resources. It provides sufficient generations for the solution to diversify and avoid local minima.
6. **Output Function:** A custom output function is specified to execute at each generation. This function was used to log intermediate results such as population history, generation progression, best outputs for each generation etc., and visualize progress using plots. The implementation of *gaOutputFcn* is tailored to the specific needs of the project. Details of the function can be referred to in **Appendix B**.
7. **Parallel Processing:** Enabling parallel computation allows the fitness function to be evaluated simultaneously across multiple cores or workers. This significantly reduces computation time, especially for expensive fitness evaluations. The program enables the choice of assigning number of cores to make it feasible for designer to carry out other tasks alongwith running the GA computation.
8. **Elite Count:** specifies the number of individuals that are guaranteed to survive to the next generation. To ensure good solutions are not lost in the earlier generation 2% of the best population goes to the next generation as is.
9. **Creation Function:** The default function *gaCreationUniform* initializes the population randomly using a uniform distribution within the specified population range adjusted to fit the defined lower and upper bounds.

10. **Selection Function:** The selection function *selectionstochunif* selects parents using stochastic uniform selection, where individuals are chosen based on their scaled fitness values divided proportionally.


The options used for the GA help towards a systematic development of GA solver. As the problem explores more dimensions and becomes more complex, the values of these options are updated to suit the required convergence.

Comparing the two approaches, It was found that the time for reaching the same minima point by genetic algorithm within the same constraints came to half of the iterative approach, however, it was seen that 1 out of 4 times the algorithm was stuck at a local minima. Penalty application is an effective technique to avoid this issue, therefore the penalty methods were explored.


This study explores the integration of penalty function methods within genetic algorithms (GAs) for solving constrained optimization problems. Drawing from the paper "A Brief Review of Penalty Methods in Genetic Algorithms for Optimization" [39] and the applied framework in "Constrained Optimization Using Penalty Function Method Combined with Genetic Algorithm" [40], it was examined how penalty functions can effectively transform constraint problems into unconstrained formulations by incorporating constraint violations into the fitness evaluation. The applied study demonstrates the practical implementation of these methods, emphasizing the importance of adaptive penalty parameter tuning to guide the evolutionary process toward feasible and high-quality solutions.

Parameter	Iterative Method	GA Optimization Method
Current imbalance optimal	10.3192	10.3192
Computation Time	31.5 minutes	17.4 minutes

Table 2.1: Comparison of Iterative Method and GA Optimization Method



(a) Solution Evaluation Graph - Iterative Method



(b) Convergence Graph - Genetic Algorithm

Figure 2.5: Comparison Iterative Method v/s Genetic Algorithm

The table 2.1 and figure 2.5, demonstrates that the GA optimization method produces the exact results for the current imbalance in nearly half the computation time. This outcome serves as a good reference to establish credibility of the GA approach. The ability of GA to achieve accurate results more efficiently highlights its potential as a robust optimization tool. This success opens the door for further exploration and refinement of the GA-based approach, including the integration of advanced selection, crossover, and mutation techniques. Future studies can focus on including larger system models, including more variables per power module for exploring scalability, and defining higher scope of system modification to achieve better results.

Full System Modeling

Upon positive results from the initial validation, a full model of the system was developed in FreeCAD as shown in figure 2.1. Further development on the optimization

algorithm takes place utilizing this Fast Henry script as the reference file.

In the initial investigation, fixed penalties worked well for the optimization procedure as the solution space was limited and the number of variables were also small.

For the complete system model, both fixed and gradual penalty approaches were taken into consideration by taking inputs from [39] and [40] papers.

The fixed penalty method, which imposes a constant cost for any constraint violation, was found to be less effective because it treated all violations equally, regardless of severity. As a result, the GA often spent more generations exploring infeasible solutions, leading to slower convergence. In contrast, the gradual penalty approach dynamically adjusted the penalty based on the extent of the violation, providing a more nuanced guide for the optimization process. This adaptive approach effectively directed the GA to gradually reduce constraint violations, accelerating convergence and improving the quality of solutions by maintaining focus on feasible regions of the search space.

The table 2.2 below provides an overview of the dynamic penalties introduced. For details on the code, **Appendix B** can be referred.

Genetic Algorithm Penalties		
Quadratic Penalty (for Boundary Violations)	Geometric Penalty (for Overlapping)	Proximity Penalty (for Diversity)
The penalty for violating boundary constraints is calculated as the square of the violation magnitude.	Penalty is based on the calculated overlap area between two geometric shapes (rectangles or circles).	Penalty is calculated based on the proximity of the current solution to other solutions in the population.
$\text{Penalty}_{\text{Boundary}} = k_{\text{violations}} \cdot (\text{violations})^2$	$\text{Penalty}_{\text{Overlapping}} = k_{\text{overlap}} \cdot (\text{overlaparea})^2$	$\text{Penalty}_{\text{Diversity}} = 1 + \frac{\min(\text{distance})}{k_{\text{diversity}} \cdot \text{diversity}}$

Table 2.2: Dynamic Penalties for GA Full Model

The constants can be tuned to be severe or soft penalty values based on the solution requirement for the GA. For each member of the generation evaluated, goes through the penalty function according to the suitable penalty it falls into else there is no penalty added to the solution value.

The optimization tool is developed step-by-step improving the design, computational time and robustness of the tool. There are three stages of development involved:

1. **Relative Current Computation** - The current computation is done using the values of impedance matrix at a desired frequency obtained from the Fast Henry results. Using Kirchhoff's law for calculating voltages in the circuit and applying Forward

Euler Method for integration in time domain, the max current values and maximum current imbalance for the first pulse are obtained.

$$\begin{aligned} dt &= \Delta t \\ n_{max} &= \frac{t_{total}}{\Delta t} \\ v_{total} &= v_R + v_L \\ \mathbf{i} &= \begin{bmatrix} i_1(t) \\ i_2(t) \end{bmatrix} \\ \mathbf{Z} &= \begin{bmatrix} Z_{11} & Z_{12} \\ Z_{21} & Z_{22} \end{bmatrix} \end{aligned}$$

$$\begin{aligned} \mathbf{v}_R(:, n) &= \text{Re}(\mathbf{Z}) \cdot \mathbf{i}(:, n-1) \\ \mathbf{v}_L(:, n) &= \mathbf{v}_{tot}(:, n) - \mathbf{v}_R(:, n) \\ \mathbf{i}(:, n) &= \mathbf{i}(:, n-1) + \mathbf{Z}_{imag}^{-1} \cdot \Delta t \cdot \mathbf{v}_L(:, n) \end{aligned}$$

$$\text{Current Imbalance} = |i_1(t_{imb}) - i_2(t_{imb})|$$

$$\text{where, } t_{imb} = t_{total} \times \frac{t_{imb}}{t_{total}}$$

A voltage is injected initially and iterated at each Δt to reach the desired current value. This is a good approach to find the absolute values of currents although there are certain methods such as Runge-Kutta method which are more accurate for finding the solution.

The existing approach of calculating absolute current values for each population member is computationally expensive due to the need for multiple loops and complex numerical integration. This not only increases the iteration time but also hinders the efficiency of the optimization process. To address this, a more efficient method is adopted, where a relative value of current is determined using a single voltage injection, and the imbalance among the modules is quantified using the variance of the resulting current values. Variance is chosen because it is a general measure of dispersion, making it applicable to any number of modules, whether two, three, or more. It effectively captures both the total imbalance (overall variance) and individual imbalances (deviation of each module's current from the mean). This method significantly reduces computational complexity while maintaining accuracy in detecting current imbalances.

2. **Introducing More Variables** - Following from the start of GA development, there has been a single rectangular cutout whose size and position are being altered to bring out the desired solution for the GA current equalization. Due to a single

cutout, limited flexibility is offered to carryout the impedance matching. Also taking other factors into consideration such as reduced busbar strength due to large cutout, higher temperature rise due to lesser path for current flow and also offering current balancing only to a certain extent necessitates the inclusion of smaller cutouts at the localized points keeping the material strength intact and offering higher flexibility of modifications in the layout. Therefore, the introduction of more variables to the solution space makes logical sense.

As a first step, typically two types of cutouts were considered, namely, rectangular and circular. These shapes are easily adoptable in the script. The GA optimization assigns certain number of circular and rectangular holes based on the accuracy, complexity and computational cost to the solution space.

As each cutout type has its own characteristics, therefore, higher number of cutouts adds to the processing time while providing more variables to the algorithm to explore the minima point. Although, more computations are needed for the optimization, but the solutions are more refined and adept.

To ensure that cutouts remain within the defined solution space, users are allowed to specify the lower and upper bounds for the cutout parameters. Based on these bounds, the boundary conditions for the start and end points of the cutout are automatically updated. This dynamic adjustment prevents the generation of out-of-bounds cutouts. Additionally, the penalty function guides any out-of-bounds solutions gradually back into the feasible region, promoting convergence. Strict upper bound constraints are also enforced to minimize the risk of overlapping cutouts and to ensure compliance with boundary conditions.

Cutout Definition - For defining the cutouts, certain set of variables were assigned to each type, which aligns with the definition in FastHenry as well as easier for the user to define the parameters. The z-coordinate remains the same for the cutout as the movement of cutout is along x and y plane.

- **Circular Cutout** – A circular cutout is defined by three parameters: the center coordinates (x,y) and the radius r . These variables determine the position and size of the circle. This format is directly compatible with FastHenry's input syntax: `+ hole circle (x, y, z, radius)`. For present computations, maximum radius of cutout is considered as 10 mm.
- **Rectangular Cutout** – A rectangular cutout is characterized by four parameters: the starting point $(x1,y1)$, along with the length and width of the rectangle. This representation provides a clearer understanding of the cutout's dimensions. Although this format does not directly match FastHenry's required syntax `+ hole rect (x1, y1, z1, x2, y2, z2)`, the conversion is straightforward. The length and width can be used to compute the opposite corner coordinates, enabling easy adaptation to the required format. For present computations, maximum length and width of the cutouts is considered as 20 mm each.

Different Points of Load cable connection - As observed in the last semester, the rotation of load connection cable had an influence on the current sharing of the modules. Therefore, it is important to parameterize the influence of proximity of the load connection cable from the power module and the distance of the cable from the switch-node busbar.

To facilitate this analysis, two key positional variables are introduced: one governs the location of the load connection along the y-axis on the switch-node busbar, and the other defines the z-axis distance of the load cable from the DC-link busbar. A parametric sweep is conducted—first along the y-axis and then along the z-axis—to systematically evaluate the impact of these parameters on system behavior.

The y-axis position of the load connection influences the direction and distribution of current flow from the modules to the load point, as well as the degree of mutual coupling introduced by the load cable. Meanwhile, the z-axis distance from the DC-link busbar affects the strength of magnetic field interactions between the load cable and the switch-node busbar, thereby influencing electromagnetic coupling. Together, these two parameters play a critical role in layout optimization, offering valuable insights into how proximity and positioning of load cables affect system performance during operation.

Both increasing the number of cutouts of different types and points of load connections are integrated into the code for complete control of the solution space using the affected parameters. This makes the GA efficiently work towards finding the optimal solution for the external layout impedance matching.

3. **Scalable Design** - This is the last step towards building the algorithm. Since all the variables are put into place and the cutouts and cables positions are integrated, it enables the design tool to create a diverse population converging towards a minima. Still there are a few considerations to be taken into account before going into manufacturing.

Scalability is one of the defining strength of this tool, directly contributing to its long-term utility and justifying the initial development cost. To accommodate varying system complexities, the tool is designed to construct solutions for multiple configurations—specifically, two, three, and four modules connected in parallel. Developing support for each scenario adds to the versatility of the tool and enhances tool's practical utility. By enabling automated handling of diverse layout challenges across configurations, the tool reduces manual intervention, accelerates design iterations, and supports broader application.

To enable this, the solution space is divided into sections pertaining to each power module with a margin of 20 % on each side of the power module connection.

For each module, it is possible to assign certain number of cutouts both circular and rectangular to balance the impedance for the complete layout. Since, the sections

are divided module-wise, it is possible to extend the number of modules and the variables assigned to each section can be replicated with increasing module numbers. Connecting modules with the sections of the solution space makes sure that each module is solved individually as well as a complete solution without manually adding/removing parameters every time there is an increase/decrease in the number of paralleled modules.

Secondly, To make sure sufficient number of cutouts are assigned to each solution section without over burdening the tool's penalty function for meeting the boundary and overlapping criteria, an existence variable is introduced against each cutout. This shall limit the number of cutouts to the section where not many are required for the balancing while making sure enough cutouts are available to balance out the highly disproportionate sections of the system.

Each decision variable in the optimization problem is defined over a continuous range and is therefore treated as a real-valued parameter, allowing for smooth and incremental variation during the optimization process. However, the *existence* variables—used to represent binary decisions such as the presence or absence of specific features—are inherently discrete and must be restricted to integer values (0 or 1). To accommodate this mixed-variable structure, the genetic algorithm is configured for **mixed-integer optimization**, where only the existence variables are constrained to be integers, while the remaining variables are optimized as continuous real numbers.

This is implemented using the `IntCon` parameter, which explicitly defines the indices of the integer-constrained variables. The `CreationFcn` is set to `@gacreationuniformint`, a function that respects these constraints by generating integer values for the specified variables, all within the bounds defined by `InitialPopulationRange`. This configuration ensures that the initial population is both valid and diverse, with each individual adhering to the appropriate variable types. Throughout the optimization process, the genetic algorithm maintains these constraints, enabling efficient and accurate exploration of the solution space while preserving the integrity of the problem formulation. The complete code for GA can be referred in **Appendix B**

Considering all three steps of the GA development, three variants of the switch-node busbar are developed for lab testing to validate the Fast Henry model as well as the GA optimization algorithm.

Following are the three variants developed:




Figure 2.6: Switch-node busbar variants for Lab Testing

It can be seen from figure 2.6, variants produced using the Genetic Algorithm. The Variant 1 having a single rectangular cutout was directly taken from a reference busbar for evaluation, The Variant 2 having multiple cutouts with mid-point load connection and Variant 3 having multiple cutouts with end-point load connection along with different distance from the DC Link as well are produced by the optimization tool. These three variants shall be used for testing in lab for verification of the credibility of the Fast Henry model as well as the design tool.

2.3 Analytical Modeling for DPT

In this section, the analytical model of the system is presented for calculating the current values through each power module and finding the percentage imbalance across the modules. The model also takes into account the manufacturer-provided forward voltage drop and inductance values.

Since the design tool outputs three variants of different complexity considering three power modules in parallel adhering to the test specifications. The analytical model is also developed for three paralleled power modules.

To investigate the influence of load cable positioning on current imbalance, the system evaluates three distinct configurations using impedance matrices derived from different layout variants. The analysis is structured in three phases. The distance mentioned on the z-axis is the distance from the DC link and the load connection cable:

1. **Mid-point connection at $z = 153$ mm:** The impedance matrices corresponding to the mid-point connection of the load cable are applied across all three layout variants.
2. **End-point connection at $z = 153$ mm:** The load cable is connected to the end of the busbar, positioned 153 mm from the DC link busbar, and is evaluated for the three variants.

3. **End-point connection at $z = 103$ mm:** The same end-point connection is analyzed again, but with the load cable placed 103 mm from the DC-link busbar.

For each configuration, the corresponding impedance matrix is used to solve the symbolic current equations, yielding the absolute values of the power module currents. These values are then used to compute the percentage imbalance, defined as the deviation of each power module current from the mean current. This methodology enables a quantitative comparison of how these different variants affect current distribution among the power modules. The results provide insights into the impact of layout variations on electrical performance.




Figure 2.7: Kirchhoff's Law DPT

To analyze the current imbalance in a system with mutual inductance and resistance, we define the symbolic currents I_1 , I_2 , and I_3 for each path. The system is governed by the following equations using Kirchhoff's law:

$$V_{in} - V_{f1} = (L_{a1} + L_{b11}) \frac{\Delta I_1}{\Delta t} + M_{12} \frac{\Delta I_2}{\Delta t} + M_{13} \frac{\Delta I_3}{\Delta t} + R_1 I_1 + H_{12} I_2 + H_{13} I_3 + L_3 \cdot \frac{\Delta I_1 + \Delta I_2 + \Delta I_3}{\Delta t} \quad (2.2)$$

$$V_{in} - V_{f2} = (L_{a2} + L_{b22}) \frac{\Delta I_2}{\Delta t} + M_{21} \frac{\Delta I_1}{\Delta t} + M_{23} \frac{\Delta I_3}{\Delta t} + R_2 I_2 + H_{21} I_1 + H_{23} I_3 + L_3 \cdot \frac{\Delta I_1 + \Delta I_2 + \Delta I_3}{\Delta t} \quad (2.3)$$

$$V_{in} - V_{f3} = (L_{a3} + L_{b33}) \frac{\Delta I_3}{\Delta t} + M_{31} \frac{\Delta I_1}{\Delta t} + M_{32} \frac{\Delta I_2}{\Delta t} + R_3 I_3 + H_{31} I_1 + H_{32} I_2 + L_3 \cdot \frac{\Delta I_1 + \Delta I_2 + \Delta I_3}{\Delta t} \quad (2.4)$$

Where:

- L_{ai} : Power Module inductance for module 1 , module 2 and module 3 $i = 1, 2, 3$
- L_{bij} : Self-inductance terms from the impedance matrix

- M_{ij} : Mutual inductance terms $i = 1, 2, 3$ and $j = 1, 2, 3$
- R_i : Self-resistance terms from the impedance matrix
- H_{ij} : Mutual resistance terms $i = 1, 2, 3$ and $j = 1, 2, 3$
- Δt : Time point of interest
- V_{fi} : Forward voltage drop of IGBT
- $L3$: Main inductor

The system is solved symbolically to obtain I_1 , I_2 , and I_3 . The mean current is computed as:

$$I_{\text{mean}} = \frac{I_1 + I_2 + I_3}{3}$$

The percentage deviation of each current from the mean is given by:

$$\text{Deviation}_i = \left| \frac{I_i - I_{\text{mean}}}{I_{\text{mean}}} \right| \times 100\%, \quad i = 1, 2, 3$$

The model is developed in MATLAB, and the equations can be solved for current shared by each module. This approach is effective as it offers the potential to use MATLAB's loops and optimization to find the solution that closely matches the real environment. It is possible to carry out a sweeps for range of the parameters to debug the model issues by comparison with measurement results.

Chapter 3 Laboratory Setup

In this chapter, the laboratory setup is presented for carrying out the Double Pulse Test (DPT) for testing paralleled power modules. It identifies different segments of the setup and their usage.

The experimental work for this study was conducted in a controlled laboratory environment designed to ensure precision, repeatability, and safety throughout the research process. The setup was tailored to meet the specific requirements of the study, incorporating specialized equipment, calibrated instruments, and standardized procedures.

As mentioned in chapter 2, three different variants of the busbar are prepared with varied complexity to obtain current balancing and establish credibility of the model with the prepared test setup.

3.1 System Identification

This section outlines the various segments of the Double Pulse Test (DPT) setup, providing a structured understanding of the system architecture. Each unit within the setup is identified along with its specific function, technical specifications, and role in the overall testing process. The segmentation helps clarify the system components, and measurement units to enable accurate and reliable testing of paralleled Si-IGBTs and SiC MOSFETs.

3.1.1 System Components

Following are system components:

Power Module

For the layout optimization, it is possible to parallel any power modules as they are considered ideal for the external layout optimization by the design tool. However, the impact of inter-module variance among the similar power modules units would be visible during testing which is not taken into account.

The project takes a Mitsubishi Si-IGBT half-bridge power module - **CM1200DW-40T** for testing. With rated voltage (V_{ces}) of 2 kV and rated current (I_c) of 1200 A, this module is appropriate for the electrolyzer power supply application used by KK Wind Solutions.

The module structure and basic connection details are shown in the figure 3.1 below:




Figure 3.1: IGBT Power Module Structure and Connection Diagram


The specifications of IGBT Power Module in figure 3.1 are given the table 3.1.

Table 3.1: Specifications - 100mm IGBT Power Module


Parameter	Symbol	Rating
1. Collector-emitter voltage	V_{CES}	2000 V
2. Collector current	I_C	1200 A
3. Repetitive peak collector current	I_{CRM}	2400 A
4. Gate-emitter voltage	V_{GES}	± 20 V
5. Collector-emitter saturation voltage	$V_{CE(sat)}$	2.15 V

COMIC Board

The COMIC board also known as common-interface board provides an interface between the KK controller unit and the master gate driver of the SiC MOSFET power modules.



(a) COMIC Board - Lab Setup



(b) COMIC Board - Block Diagram

Figure 3.2: COMIC Board

As shown in figure 3.2, the common interface board consists of auxiliary power supplies for the gate driver unit, condition monitoring capability including current, voltage and thermal measurements, and provides gate signals to and carry error or alarm messages from the gate driver to the KK controller unit.

Load Inductor

The load inductor is a crucial segment of the Double Pulse Testing. It is an air-core inductor as shown in figure 3.3. It is required for the ramp up operation and decides the di/dt at an applied voltage across its terminals and for power circulation during free-wheeling operation. The inductance value and current handling capability are the critical features to look into before selecting the inductor.




Figure 3.3: Load Inductor - Air Core

The nameplate details for the inductor was missing so the parameters were obtained through measurements by KK personnel. Following are the details of the inductor unit:

Table 3.2: Specifications - Load Inductor


Parameter	Rating
1. Type	Air Core Inductor
2. Connection type	1-phase multi point connection
3. Rated Inductance, L	20.7 μH connected, (Range - 3.38 μH to 120.8 μH on various tapplings)
4. Tested current for DPT	2960 A

For the initial calculations the tapping is chosen to get the value of 20.7 μH . As per the connection shown in the figure 3.3.

The DPT purposes, the inductance and current values of the inductor are sufficient to get the desired power circulation using the testing software available inside the lab.

Design Tool output - Busbar Variants

For testing purposes, the design tool outputs three variants based on the complexity of the solution desired by the user. With increasing variables, the solution convergence is improved. The realized variants are shown in the figure 3.4 below:

**Figure 3.4:** Switch-node busbar variants for Lab Testing

3.1.2 Measurement Equipment

The test setup uses the following measurement equipments for testing the system:

Measurement	Description	Type	Test Equipment
DPT Graph visualization	V_{CE} , V_{GE} and I_{ac} graph	Oscilloscope	LeCroy - WaveRunner 8058HD
Collector-Emitter Voltage (V_{CE})	1. Ch 1 - V_{CE} Top IGBT 2. Ch 3 - V_{CE} Bottom IGBT	Voltage Probes - Differential	LeCroy - HVD3206A-6M
Gate-Emitter Voltage (V_{GE})	1. Ch 8 - V_{GE} Top IGBT	Voltage Probes - Optical	Micsig - MOIP350P
Switch-node Current (I_{ac})	1. Ch 2 - I_{ac} Module 1 2. Ch 4 - I_{ac} Module 2 3. Ch 5 - I_{ac} Module 3	Current Probe - Rogowski coil	PEM - CWT Ultra Mini (30MHz) CWTUM/30/B

Table 3.3: Measurement Equipments

Figure 3.5a shows the connections of the measurement devices on the modules and the corresponding oscilloscope window against the measurements. The unused equipments remain connected in the system but are not monitored on the oscilloscope.




Figure 3.5: Lab Setup - Measurements

DC Link Capacitors

The DC link capacitor is required to stabilize the input voltage during the testing.

Following are the details of the capacitor:

Parameter	Value
Part Number	<i>E50.R14 – 424NT0 420</i>
Capacitance	420 μF
Voltage (DC)	1400 V
I_{max}	90 A
Self Inductance	40 nH
No of units in parallel	24

Table 3.4: DC-Link Capacitor Details

The capacitors are sized to stabilize the voltage during the Double Pulse Test (DPT) duration. The capacitors offer low self inductance during operation due to large number of units connected in parallel. The information on ESL v/s frequency is not provided in the datasheet.

Chapter 4 Testing and Validation

The chapter 4 presents the testing procedures for validating the design variants obtained from the optimization tool in the laboratory. This chapter navigates through the specifications, setting up, and verification of the test object and test bench for each variant that is tested at different points of the load connections through its sections.

4.1 Test Procedure

This section deals with defining the verification plan for the output of the optimization tool. Following are the procedures carried out:

1. **Test Conditions** - The Double Pulse Test (DPT) is setup to make each module carry a maximum of 1000A of current when equally sharing during the first pulse. Following are the test specifications for DPT.

Parameter	Value
Load Inductor	20.7 μH
Voltage Applied	1000 V
First Pulse Duration	60 μsec
Freewheeling Pulse Duration	30 μsec
Second Pulse Duration	10 μsec

Table 4.1: Test Specifications

For estimating the total currents during the first and the second pulses, current rise is calculated for using the inductor equation:

$$V = L_{load} \cdot \frac{di}{dt} \quad (4.1)$$

Where, $V = 1000V$ (same as measurement value), $L = 20.7 \mu H$ (only main inductor taken into account) and dt is taken as $60\mu sec$ and considering the ramp up time for the first pulse and a second pulse of $10\mu sec$ for completing the test. The second pulse is kept relatively short to prevent a high increase in the currents. This gives out a total current of $I = 2898.55A$ for the first pulse duration and $I = 3381.64A$ after the second pulse.

2. **Test Plan** - To evaluate the impact of physical layout on system performance, the design tool produced three distinct layout variants. Testing these layout performances on the lab setup will reveal the optimization tool's - assumptions, limitations, and inaccuracies. This will provide a strong foundation for improving the model accuracy and implementing techniques to rectify the optimization algorithm for better results.

To visualize the test configurations, images of the three design variants are shown in figure 4.1 below as integrated with the DPT setup. KK Wind solutions suggested including the impacts of the distance of the load cable from the DC link as derived from their independent experience. As the mutual coupling changes with the cable proximity, this dimension was also explored by the optimization tool for impedance matching.




Figure 4.1: Test Setup - Load Connection Arrangement

Although, Testing is initially intended to be carried out on only these variants, however, to ensure a thorough analysis, tests were conducted on all three variants under three different scenarios. These scenarios help to isolate and highlight the effects of the changing variables. By testing each variant under all conditions, we were able to observe how layout arrangement and orientation influences the behavior of the system keeping certain variables constant. This was done to study the impact of two key variables:

- (a) Load connection point, and
- (b) Distance between the cable and the DC-Link busbar.




(a) Mid-Point Connection at $z = 153$ mm(b) End-Point Connection at $z = 153$ mm(c) End-Point Connection at $z = 103$ mm**Figure 4.2:** Test Setup - Load Cable Arrangement

Figure 4.2 shows the cable arrangement done for the test setup.


The test plan involves evaluating three busbar variants under two load connection configurations: mid-point and end-point connections. Each configuration is tested at distances of 153 mm and 103 mm from the DC-Link to observe the impact of load connection and distance from DC-link busbar.

4.2 Lab results


In this section, the results obtained from the lab testing are presented. Following the test procedure in the previous section, the tests are carried out on the DPT setup. Although the tests are performed on the all the variants for each load connection type, only the outputs of the optimization tool are shown in the figures below. For all the graphs please refer to the **Appendix D**

Referring to the system followed in section 2.3,

1. **Mid-point connection at $z = 153$ mm:** The impedance matrices corresponding to the mid-point connection of the load cable are applied. The design tool outputs variant 1 and variant 2 with different cutout but same point of load connection and distance from DC link.




(a) Current Sharing - Variant 1




(b) Voltage Graphs - Variant 1

Figure 4.3: Mid-point connection - Variant 1




(a) Current Sharing - Variant 2




(b) Voltage Graphs - Variant 2

Figure 4.4: Mid-point connection - Variant 2

- End-point connection at $z = 103$ mm:** The measurement results for end-point connection of the load cable are applied. The design tool outputs variant 3 with multiple cutouts, different position of cable connection and distance from the DC-link busbar.



(a) Current Sharing - Variant 3



(b) Voltage Graphs - Variant 3

Figure 4.5: End-point connection - Variant 3

4.3 Design Tool Modifications

Lab results revealed significant inconsistencies between the measured outputs and the output calculated by the Analytical Model 2.3. As the lab setup was properly calibrated by carrying out tests on measurement equipments, and running DPT on standard copper busbar, before testing according to test procedure.

This discrepancy highlights a critical gap in the model's and design tool's accuracy and suggests the need for further refinement of the model or a reassessment of the design tool in case of oversights or inaccuracies in the tool development.

4.3.1 Observed Phenomenon and Corrective Methods

It was observed that the current sharing trend, i.e, if module 1 is taking highest current, and module 2 is taking lowest current seen in measurements, similarly, module 1 is taking highest current, and module 2 is taking lower current from the analytical model of DPT. It was consistent for all mid-point connections but for end point load connections this trend was not followed. This led to speculations on the correctness of the design tool output.

As there is a change in the ordinary process flow, it is possible that there are certain oversights during the modifications and reiteration of the scripts through MATLAB. Instead of generating the FreeCAD model, then exporting the Fast Henry script for processing and obtaining output matrix, MATLAB is being used to carryout the script modifications and eliminating the need for going into FreeCAD tool environment.

The logical way forward was to compare the scripts obtained through MATLAB process and FreeCAD model scripts to find the discrepancies in the codes and rectify the inaccuracies of the MATLAB process

Genetic Algorithm produces a genome containing the traits of the each solution, which in our case is the details on the cutouts, including, how many, which type, dimensions and positioning alongwith point of load connection and distance from the DC-link busbar. All this information is stored against each population member and is used by each generation produced either for cross-over, mutation etc. The tool displays the genome for the best combination for each variant alongwith the corresponding impedance matrix obtained and saves the **Best Cutout Combination** Fast Henry script which shall help in the debugging process.

Following are steps taken for problem identification:

- Using the information stored in the genome, the FreeCAD model was modified including positioning the cutouts and load connections, changing the aluminum busbar conductivity and segmentation etc.
- An input file was produced against each of the 9 combinations by exporting the Fast Henry script through FreeCAD.
- Taking the **Best Cutout Combination** input file generated using MATLAB, both the scripts were compared for debugging.

The observations and corrective methods implemented for the input file are listed below:

1. Incorrect current conductivity and busbar thickness:

- (a) **Observations** - While making changes in the model from copper switch-node busbar to aluminium busbar, the conductivity default conductivity was changed to 35000 S/mm corresponding to aluminium material. Also, the busbar thickness was set to 10mm thickness while the corresponding aluminium was 2mm thick.

- (b) **Corrective Implementations** - As the rest of the system was developed with copper except the heatsinks and switch-node busbars, the default was set to 58000 S/mm for the copper busbars and only heatsinks and switch-node busbars are defined with aluminium characteristics. Due to this, the current density plots were seen different.

2. Node modification inconsistent

- (a) **Observations** - Total of 6 nodes are modified for changing the load connection point as well as the distance from the DC link busbar, namely, *Noutput – busbar – interface*, *NFHNode443* and *NFHNode444* (responsible for load point connection), *NFHNode446*, *NFHNode447* and *NFHNode450* (responsible for distance from the DC link busbar). These are all critical for getting a correct result, however, the nodes *NFHNode447* and *NFHNode443* were not correctly updated due to wrong algebraic operations. This resulted in incorrect matrix creation due to incorrect orientation of load cables.
- (b) **Corrective Implementations** - The nodes were matched with the results from FreeCAD and corrected manually for removing the inconsistencies in the results.




3. Missing internal nodes

- (a) **Observations** - Corresponding to the external user defined nodes mentioned in point 2, the FreeCAD generated script contained internal nodes shorted with the external nodes for current flow. These internal nodes are used by Fast Henry to interpret the connection of the current plane with either another conductive plane or another segment. In our case, the connection of switch-node busbar with load cable was wrongly interpreted by Fast Henry. As these nodes were not taken into consideration by the optimization tool, all the currents flows to the internal node placed at mid-point and then jumps to the external node placement position through virtual short.
- (b) **Corrective Implementations** - With the progression of Genetic algorithm, the external nodes are updated to represent the end-point connection. This jump of current results in incorrect evaluations of the results by the optimization tool. Using manual updations to match the same positions as the FreeCAD output, the problem was rectified. **Results showed drastic changes in the output matrices.** These nodes have now been included in the optimization tool as well for future proofing.

After these corrective method implementations, the analytical model is run again to obtain the current values. The analytical model takes power module inductance and forward voltage drop for IGBT as equal for each device as they are from the same lot. The values for inductance and forward voltage drop are 12 nH and 2.25 V nominal values respectively. The results are compared at $t = 60 \mu\text{sec}$ (end of first pulse). Following are the result comparison for the measurement output and analytical model shown in table 4.2:

Current Values and Deviations							
Mid-point connection at z = 153 mm	Analytical Model Results			Testing Results			
	Module 1	Module 2	Module 3	Module 1	Module 2	Module 3	
	Variant 1	919.3	792.7	1056.5	918.7	911.4	925.3
	Variant 2	905.4	820.7	1042.6	909.2	906.2	922.2
	Variant 3	905.5	822.7	1040.4	918.3	924.4	945.2
End-point connection at z = 153 mm	Analytical Model Results			Testing Results			
	Module 1	Module 2	Module 3	Module 1	Module 2	Module 3	
	Variant 1	671.8	684.5	1419.4	765.1	861.9	1124.5
	Variant 2	665.0	696.9	1413.9	756.9	867.1	1124.9
	Variant 3	664.8	701.0	1409.8	767.7	873.2	1132.3
End-point connection at z = 103 mm	Analytical Model Results			Testing Results			
	Module 1	Module 2	Module 3	Module 1	Module 2	Module 3	
	Variant 1	688.0	693.0	1391.8	771.2	867.54	1114.94
	Variant 2	681.1	705.6	1386.2	780.7	878.4	1110.6
	Variant 3	680.9	709.6	1382.3	773.8	878.4	1110.2

Table 4.2: Comparison - Analytical Model v/s Testing Results



4.3.2 Discussions and Remarks

There are a few observations that were understood from the table 4.2,

- **Same Current Tendencies** - It can be seen that the current tendencies for the Analytical Model and the Testing Results is always the same for all cases: Mid-Point, and both End-Point scenarios. Only exception found is the variant 3 of Mid-Point connection at $z = 153$ mm.

This shows two things, the Fast Henry model and GA optimization tool have been able to successfully emulate the system behavior proving their credibility. Secondly, the spread of current or deviation in currents is higher than the measurement results, making a conservative approach, however, the accuracy of the FreeCAD model needs to be evaluated for improving the model's output.

- **Higher influence of Load Point Connections** - It is evident from top to bottom in table 4.2 that within the same load connection point—highlighted in yellow for the mid-point connection, and in red and grey for the end-point connections—the current distribution across the three power modules shows relatively minor variation for each variant. The same trend is observed for Power Modules 2 and 3.

In contrast, the variation in current across different connection points for the same module and variant is significantly larger. This indicates that the location of the load connection has a more pronounced impact on current distribution than the introduction of cutouts. While cutouts serve as a means of fine-tuning the current sharing, the load connection point acts as a primary driver of distribution behavior.

Chapter 5 Results and Analysis

5.1 Post Validation Analysis

Based on the results obtained from section 4.3, it was observed that the current imbalance was more pronounced with the point of load connections and cutouts and distance from the DC-link busbar could be used for fine tuning. As the initial assumption was that the cutouts were sufficient enough for balancing the external layout connections while the point of load connections remains the same. It was necessary to understand the underlying cause behind this observation.

An analysis was carried out to visualize the current flow distribution by plotting the current density across the system for the three variants. This model is created to align with the observations from the previous section as well as develop better understanding of the current distribution.




Figure 5.1: Logarithmic Current Distribution - Complete System 2.1

Figure 5.1 refers to the FreeCAD model presented in 2.1. The plot identifies key components into the system for the reader's ease of visualization.

There are few general observations applicable to the complete system and are unaffected by the variant integrated in the system.

- **Difference in DUT and Auxiliary Test Unit currents** - It can be seen that the current density of the switch-node busbar at the auxiliary test unit is lower than the DUT switch-node busbar. This doesn't make logical sense. However, the distribution is inconsistent as the Fast Henry model considers only the currents on the surface of the busbars.


Since the thickness of the busbars are different i.e, **DUT** - Aluminium busbar - Thickness - 2 mm and **Auxiliary Test Unit** - Copper Busbar - Thickness - 10 mm,

only the current observed on the surface is captured by the software. This can be confirmed by seeing the power module connection braided busbars, since these busbar are exactly same for both units, the current patterns are highly similar for both of them.


If the skin effect was correctly modeled the difference would have been relatively lowered for 10 kHz input signal. However, since the shape of the busbars are exactly matching, the current distribution is consistent in both the busbars.

- **Inclusion of Heat Sink** - Heat sinks were included in the model to see if circulating currents are developing due to the system current flow. It can be seen that with the proximity effect from the load cable, the currents in the heatsink show the introduction of eddy current in the body making the heatsink less affective on those regions.
- **Localised concentration of currents** - It can be seen that at the points of cutout, the current is more crowded suggesting loocalised hotspots development in the system. Upon further refining of the optimization tool as part of future works, current density parameter could be included to limit these crowdedness in the solution, including cutout shapes which lowers the current rise.

Figure 5.2, presents the similar current distribution for variant 2 and variant 3 respectively.



(a) Current Flow Pattern - Variant 2



(b) Current Flow Pattern - Variant 3

Figure 5.2: Current Distribution - Variant 2 and Variant 3

Referring the analytical model section 2.3, the three variants have different attributes adhering to the cutouts, point of load connections and distance of the cables from the DC link. Here are a few observations from the model which are specific to the model.

- **Current distribution** - For variant 1 and variant 2, since the load connection is done on the mid-point, it can be seen that the current patterns concentrate at the mid-point while the current is almost similar for all the modules as shown in figure 5.2a. While in the variant 3, since the load connection is done on the end-point, significantly high current is taken by the module 3 as shown in figure 5.2b. This confirms the observation from the table 4.2.
- **Effect of Load Cable** - With the proximity of load cable to the Module 3, in variants 1 and 2, the mutual coupling from the load cable makes the impedance higher in the module 3 equalising the current shared by the modules. As opposed to the connection in variant 3 where the load cable's influence is quite low, the module 3 takes the highest load current. Even on the heatsink it can be observed that the eddy currents are lower (showing a dark blue pattern near module 3) 5.2b since the cable is more closer to the DC-link as compared to the other variants.

Although, this study in itself is not self-sufficing but it instigates detailed analysis of the flow patterns and their understanding. This shall enable refining the optimization tool further by taking considerations of the current density distributions, hotspot formations and influence of mutual couplings (both intensity vs distance and effect on current distribution patterns), skin and proximity effects.

Chapter 6 Conclusion and Future Work

This chapter summarizes the key findings and contributions of the project, reflecting on the objectives set at the outset and the extent to which they have been achieved. The chapter also discusses the limitations encountered during the project and proposes potential directions for future research and development.

6.1 Conclusion

The project is set out to answer the following problem statement:

"Is it possible to develop an algorithm aimed at modifying and reiterating the FastHenry script providing an automated approach to minimize the effects of layout while conforming to practical system limitations?"

This project builds on the premise of multi-physics software FastHenry to visualize the system impedance for the paralleled power modules. Building upon the development learnings from last semester [25], a comprehensive model is developed in the software to correctly emulate the testing environment digitally. The project investigates the automation potential of Fast Henry and implements commands to run the software remotely and obtain processed data for storage and further analysis.

From the review of state of art, it was concluded to move forward with Genetic Algorithm (GA) optimization as the approach has been proved effective with non-linear complex problems of similar kind both computationally inexpensive while maintaining high accuracy of the results. Approach to find the minima of current deviation by modifying the FastHenry script and continually comparing with other population members across the generations made the algorithm find formidable solution under the given constraints and variables.

To validate the model accuracy and the optimization tool's credibility, a Double Pulse Test (DPT) setup was used to test different complexity solutions output from the optimization tool. Finding the inaccuracies due to oversights in the optimization tool, manual adjustments were done to the obtained genome to correct the result. The model was found to be giving always the same tendencies as seen during measurements. This established strong correlation between the model and the test setup. Manual corrective approaches were also reflected in the Genetic Algorithm (GA) optimization tool for future developments. To bridge the gap between the actual measurements and simulations, model fidelity analysis could be carried out giving higher accuracy for more realistic models. However, there is always an difference between both the results due to not taking gate driver units, and taking limited parameters of power modules into consideration.

Overall, the project instigated a study of the parasitics for external layout of a system and provided an understanding of the impacts of components, their placement, proximity and orientation on the current sharing of paralleled power modules. With deeper analysis and further investigation, this approach can be made more adoptable to expedite design process improving layout solutions for balanced magnetics.

6.2 Future Works

While this thesis successfully demonstrates the integration of FastHenry with MATLAB for automated layout optimization and analysis, several promising directions remain to enhance the tool's capabilities.

Future work should focus on improving the accuracy of results, streamlining the user experience, and expanding the tool's applicability across a broader range of use cases, including higher and lower paralleled devices, inclusion and validation of wide-band gap power devices in this setting. Although the current version focuses on a specific objective with limited scope for modification, its potential as a scalable and customizable solution makes it a worthwhile investment.

Enhancing these features further—such as GUI development asking for user inputs and tuning the algorithm operation accordingly, integrating Python for full open-source compatibility, and refining the optimization techniques in the tool—could transform the tool into a comprehensive, one-stop solution for layout analysis and design by KK Wind Solutions.

Following are the possible directions of the project:

1. **Improving model accuracy** - Further investigations will focus on improving the effectiveness of the model. This approach will focus on identifying the high and low impact components in the system. Building upon the information from post validation analysis 5.1 and measurement results 4, a trade-off can be investigated which makes the components and variables with more influence be made closer to reality while the rest can be set to minimum resolution to balance the computational cost and get higher accuracy on the results obtained. The non-uniform busbar and meshing options can be utilized while modeling, to locally introduce higher fidelity within the solution space. This will ensure the time of algorithm to reach minima is not very high while significantly improving the accuracy of solutions.
2. **Electrical design considerations** - The solution provided still not fully considers the electrical parameters. The current density as a variable for optimizations, can be integrated into the design tool, based on the current density analysis done in chapter 5, this parameter can be fed back to limit the higher concentration of currents, include cutouts shapes that are more friendly to the current flow, avoid sharp edges, thereby lessening the hotspot formation during continuous conduction process. Also, with equally good or equally bad impedance paths, it is possible to ensure equal current sharing, however, the effects of voltage overshoots in the design due to high parasitics of the layout are individual and could lead to device damage. Considering the overshoots and other transient characteristics in the optimization tool is critical to the power module operation.
3. **GUI and user-interactive design tool** - The current version of the optimization tool has been developed without incorporating user input mechanisms, which limits its adaptability and ease of use. As it stands, some manual adjustments in the code are required when scaling the tool for different numbers of paralleled

modules—whether increasing or decreasing the count. To enhance the user experience and streamline the workflow, future development should focus on integrating user-defined inputs and building an interactive graphical user interface (GUI). Such a GUI would allow users to configure key parameters—such as the number of modules, layout constraints, and optimization goals—directly through an intuitive interface, reducing the need for manual intervention and making the tool more accessible and efficient for a broader range of users.

Bibliography

- [1] Mitsubishi Electric Corporation, *Power devices catalog*, Catalog No. H-CT575-K, Mitsubishi Electric Corporation, Oct. 2023. [Online]. Available: https://www.mitsubishielectric.com/semiconductors/powerdevices/catalogs/powerdevices_e_202310.pdf.
- [2] F. Di Giovanni, "Silicon carbide: Physics, manufacturing, and its role in large-scale vehicle electrification", *Chips*, vol. 2, no. 3, pp. 209–222, 2023, ISSN: 2674-0729. DOI: 10.3390/chips2030013. [Online]. Available: <https://www.mdpi.com/2674-0729/2/3/13>.
- [3] Windpower Monthly, "Powerful: How big will wind turbines be in 2035?", *Windpower Monthly*, 2020, Accessed: 2025-05-10. [Online]. Available: <https://www.windpowermonthly.com/article/1787760/powerful-will-wind-turbines-2035>.
- [4] M. Wappler, D. Unguder, X. Lu, H. Ohlmeyer, H. Teschke, and W. Lueke, "Building the green hydrogen market – current state and outlook on green hydrogen demand and electrolyzer manufacturing", *International Journal of Hydrogen Energy*, vol. 47, no. 79, pp. 33 551–33 570, 2022, ISSN: 0360-3199. DOI: <https://doi.org/10.1016/j.ijhydene.2022.07.253>. [Online]. Available: <https://www.sciencedirect.com/science/article/pii/S0360319922033900>.
- [5] International Energy Agency, *Net zero by 2050: A roadmap for the global energy sector*, Accessed: 2025-05-04, 2021. [Online]. Available: <https://www.iea.org/reports/net-zero-by-2050>.
- [6] International Renewable Energy Agency (IRENA), *World energy transitions outlook 2024: Summary for policy makers*, Accessed: 2025-05-04, 2024. [Online]. Available: https://www.irena.org/-/media/Files/IRENA/Agency/Publication/2024/Nov/IRENA_World_energy_transitions_outlook_2024_Summary.pdf.
- [7] I. E. Agency, *Share of renewable electricity generation by technology, 2000-2030*, 2024. [Online]. Available: <https://www.iea.org/data-and-statistics/charts/share-of-renewable-electricity-generation-by-technology-2000-2030>.
- [8] Y. Jiang, X. Li, and K. Ma, "Mechanism and control strategies for current sharing in multi-chip parallel automotive power modules", *Electronics*, vol. 13, no. 23, 2024, ISSN: 2079-9292. DOI: 10.3390/electronics13234654. [Online]. Available: <https://www.mdpi.com/2079-9292/13/23/4654>.
- [9] I. Technologies, *Solutions for wind energy systems*, 2020. [Online]. Available: <https://www.infineon.com/dgdl/Infineon+-+Brochure+-+Solutions+for+Wind+Energy+Systems.pdf?fileId=db3a30433f9a93b7013f9f2973c01ed6>.
- [10] —, "Hard paralleling sic mosfet based power modules", 2020. [Online]. Available: https://www.infineon.com/dgdl/Infineon-Hard_paralleling_SiC_MOSFET_based_Power_Modules-Article-v01_00-EN.pdf?fileId=5546d4627448fb2b01746781fed96f49.
- [11] Wolfspeed, *Designing for scalability in high power applications*, 2021. [Online]. Available: <https://www.wolfspeed.com/knowledge-center/article/designing-for-scalability-in-high-power-applications/>.
- [12] A. Hassan, O. Abdel-Rahim, M. Bajaj, and I. Zaitsev, "Power electronics for green hydrogen generation with focus on methods, topologies, and comparative analysis", *Scientific Reports*, vol. 14, no. 1, pp. 1–37, 2024. DOI: 10.1038/s41598-024-76191-6. [Online]. Available: <https://www.nature.com/articles/s41598-024-76191-6>.

- [13] H. Li, S. Zhao, X. Wang, L. Ding, and H. A. Mantooth, "Parallel connection of silicon carbide mosfets—challenges, mechanism, and solutions", *IEEE Transactions on Power Electronics*, vol. 38, no. 8, pp. 9731–9749, 2023. [Online]. Available: <https://ieeexplore.ieee.org/document/10130314>.
- [14] R. Kumar, "Understanding current imbalance in power mosfets", *OEM Secrets*, 2023. [Online]. Available: <https://www.oemsecrets.com/articles/understanding-current-imbalance-in-power-mosfets>.
- [15] G. Chang, C. Peng, Y. Liu, E. Deng, X. Li, Q. Xiao, and Y. Huang, "Optimization and validation of current sharing in igbt modules with multichips in parallel", *IEEE Transactions on Power Electronics*, vol. 39, no. 12, pp. 15 672–15 681, 2024. DOI: 10.1109/TPEL.2024.3454433.
- [16] S. Beczkowski, A. B. Jørgensen, H. Li, C. Uhrenfeldt, X. Dai, and S. Munk-Nielsen, "Switching current imbalance mitigation in power modules with parallel connected sic mosfets", in *Proceedings of 2017 19th European Conference on Power Electronics and Applications (EPE'17 ECCE Europe)*, IEEE, 2017, pp. 1–8. DOI: 10.23919/EPE17ECCEEurope.2017.8099245. [Online]. Available: https://vbn.aau.dk/ws/files/305861887/EPE17_current_imbalance_mitigation_sicmosfet.pdf.
- [17] Q. Le, T. Evans, S. Mukherjee, Y. Peng, T. Vrotsos, and H. Mantooth, "Response surface modeling for parasitic extraction for multi-objective optimization of multi-chip power modules (mcpms)", Oct. 2017, pp. 327–334. DOI: 10.1109/WiPDA.2017.8170568.
- [18] PPM Power, *Silicon carbide mosfet modules*, Accessed: 2025-05-27, 2025. [Online]. Available: <https://ppmpower.co.uk/products/high-power-semiconductors/high-power-modules/silicon-carbide-mosfets/>.
- [19] A. Unknown, "Estimation of lumped equivalent circuit elements of a sic power module using frequency domain analysis", in *2019 IEEE Energy Conversion Congress and Exposition (ECCE)*, Simulation tools used: PSpice and ANSYS Q3D Extractor, 2019, pp. 1–6. DOI: 10.1109/ECCE.2019.8913109. [Online]. Available: <https://ieeexplore.ieee.org/document/8913109>.
- [20] A. Unknown, "Design and optimisation of a half-bridge switching module with parallel gan hemts for high power applications using finite-element analysis", Accessed May 3, 2025, Master's Thesis, Aalborg University, 2023. [Online]. Available: https://vbn.aau.dk/ws/files/264731606/IAS_Transaction.pdf.
- [21] S. E. De León-Aldaco, H. Calleja, and J. Aguayo Alquicira, "Metaheuristic optimization methods applied to power converters: A review", *IEEE Transactions on Power Electronics*, vol. 30, no. 12, pp. 6791–6803, 2015. DOI: 10.1109/TPEL.2015.2397311.
- [22] P. Ning, H. Li, Y. Huang, and Y. Kang, "Review of power module automatic layout optimization methods in electric vehicle applications", *Chinese Journal of Electrical Engineering*, vol. 6, pp. 8–24, Sep. 2020. DOI: 10.23919/CJEE.2020.000015.
- [23] P. P. Kubulus, "Efficient automated design and optimization for wide-bandgap semiconductor power modules", PhD thesis, Aalborg University, 2024. DOI: 10.54337/aau752350357. [Online]. Available: <https://vbn.aau.dk/en/publications/efficient-automated-design-and-optimization-for-wide-bandgap-semi>.

- [24] W. Belloumi, A. Bréard, O. Hajji, C. Vollaïre, and J. B. H. Slama, "Automatic pcb layout optimization of a dc-dc converter through genetic algorithm regarding emc constraints", *IEEE Access*, vol. 9, pp. 149 870–149 882, 2021. doi: 10.1109/ACCESS.2021.3124935.
- [25] S. Gupta, *Paralleling of sic modules (upto 3) for mega-watt application ensuring equal current sharing operation: Sic mosfet solution for ptx applications - industrial internship at kk wind solutions*, eng, 2025.
- [26] P. Jacqmaer, J. Zwysen, R. Gelagaev, and J. Driesen, "Accurately modelling of parasitics in power electronics circuits using an easy rlc-extraction method", *Conference Record - IEEE Instrumentation and Measurement Technology Conference*, May 2012. doi: 10.1109/I2MTC.2012.6229327.
- [27] V. Shatri, R. Sefa, and L. Kurtaj, "Partial element equivalent circuit (peec) toolbox for matlab, integrating fastcap2 and fasthenry2 for calculation partial elements, and multisim or ltspice for circuit simulation", Aug. 2012.
- [28] P. Pardede, *Identifying and formulating the research problem*, https://www.researchgate.net/publication/329179630_Identifying_and_Formulating_the_Research_Problem, Accessed: 2025-05-04, 2018.
- [29] A. Unknown, "Identifying and formulating the research problem", Accessed: 2025-05-04, PhD thesis, ProQuest Dissertations Publishing, 2016. [Online]. Available: <https://www.proquest.com/docview/1792231175>.
- [30] FreeCAD Community, *Em workbench documentation*, https://wiki.freecad.org/EM_Workbench, Official documentation for using FreeCAD's EM Workbench with FastHenry, 2025.
- [31] FastFieldSolvers, *Freecad electromagnetic workbench tutorial - getting started*, https://www.youtube.com/watch?v=h6Pp-_ovLZM, YouTube tutorial on using FreeCAD EM Workbench with FastHenry, 2025.
- [32] FreeCAD Community, *Freecad tutorials*, <https://wiki.freecad.org/Tutorials>, General tutorials for learning FreeCAD interface and modeling tools, 2025.
- [33] M. Kamon, C. Smithhisler, and J. White, *Fasthenry user's guide, version 3.0*, Supported by DARPA, NSF, IBM, and Digital Equipment Corporation, Research Laboratory of Electronics, MIT, Cambridge, MA, USA, 1996. [Online]. Available: https://www.fastfieldsolvers.com/Download/FastHenry_User_Guide.pdf.
- [34] Ediloren, *Fasthenry2: Inductance solver based on mit's fasthenry*, <https://github.com/ediloren/FastHenry2>, GitHub repository. Includes original FastHenry code with enhancements and Windows GUI support., 2023.
- [35] M. Kamon, M. J. Tsuk, and J. K. White, "Fasthenry: A multipole-accelerated 3-d inductance extraction program", *IEEE Transactions on Microwave Theory and Techniques*, vol. 42, no. 9, pp. 1750–1758, 1994. doi: 10.1109/22.310636.
- [36] M. Kamon, M. J. Tsuk, C. Smithhisler, and J. K. White, "Efficient techniques for inductance extraction of complex 3-d geometries", in *The Best of ICCAD*, Springer, 1994, pp. 403–412. doi: 10.1007/978-1-4615-0292-0_32.
- [37] C. Blum, A. Roli, and M. Sampels, *Metaheuristics for Hard Optimization: Methods and Case Studies*. Berlin, Heidelberg: Springer, 2005, ISBN: 978-3540230229. doi: 10.1007/3-540-32350-1.

- [38] D. E. Goldberg, K. Deb, and J. H. Clark, "Genetic algorithms, noise, and the sizing of populations", *Complex Syst.*, vol. 6, 1992. [Online]. Available: <https://api.semanticscholar.org/CorpusID:7632630>.
- [39] M. Gen and R. Cheng, "A brief review of penalty methods in genetic algorithms for optimization", Korean, in *1996 Spring Joint Academic Conference*, Korean Institute of Industrial Engineers, 1996, pp. 30–35. [Online]. Available: <http://koreascience.kr/article/CFK0199611919782259.pdf>.
- [40] Ł. Knypiński, K. Kowalski, and L. Nowak, "Constrained optimization using penalty function method combined with genetic algorithm", in *ITM Web of Conferences*, vol. 19, EDP Sciences, 2018, p. 01037. DOI: 10.1051/itmconf/20181901037. [Online]. Available: <https://doi.org/10.1051/itmconf/20181901037>.

Appendix A Fast Henry Model

In this chapter, the script for Fast Henry Evaluation and Modeling calculations are presented.

A.1 Fast Henry Evaluation Script

```
1 * FastHenry input file created using FreeCAD's ElectroMagnetic Workbench
2 * See http://www.freecad.org, http://www.fastfieldsolvers.com and ...
   ↪ http://epc-co.com
3
4 .units mm
5
6 .default sigma=58000.0 nhinc=1 nwinc=1 rh=1 rw=1
7
8 * Nodes
9 NSM1+_IGBTinterface x=-370.65 y=444.00000000000006 z=108.09999999999997
10 NSM1-_IGBTinterface x=-374.0 y=444.0 z=137.59999999999994
11 NSM1+_IGBTinterface001 x=-370.65 y=398.00000000000006 z=108.09999999999995
12 NSM1-_IGBTinterface001 x=-374.0 y=397.99999999999994 z=137.59999999999999
13 NSM1+_IGBTinterface002 x=-370.65 y=331.0 z=108.09999999999995
14 NSM1-_IGBTinterface002 x=-374.0 y=331.0 z=137.59999999999999
15 NSM1+_IGBTinterface003 x=-370.65000000000003 y=285.0 z=108.09999999999991
16 NSM1-_IGBTinterface003 x=-374.00000000000006 y=285.0 z=137.59999999999988
17 NSM1+_IGBTinterface004 x=-370.65000000000003 y=218.00000000000006 ...
   ↪ z=108.09999999999991
18 NSM1-_IGBTinterface004 x=-374.00000000000006 y=218.00000000000006 ...
   ↪ z=137.59999999999988
19 NSM1+_IGBTinterface005 x=-370.65000000000003 y=172.00000000000006 ...
   ↪ z=108.09999999999988
20 NSM1-_IGBTinterface005 x=-374.00000000000006 y=172.00000000000006 ...
   ↪ z=137.59999999999988
21 NSM1+_IGBTinterface006 x=-370.65000000000003 y=105.00000000000006 ...
   ↪ z=108.09999999999987
22 NSM1-_IGBTinterface006 x=-374.00000000000006 y=105.00000000000006 ...
   ↪ z=137.59999999999985
23 NSM1+_IGBTinterface007 x=-370.65000000000003 y=59.00000000000006 ...
   ↪ z=108.09999999999987
24 NSM1-_IGBTinterface007 x=-374.00000000000006 y=59.00000000000006 ...
   ↪ z=137.59999999999985
25 NSM1_DCinterface x=-375.50000000000006 y=35.50000000000006 ...
   ↪ z=30.499999999999876
26 NSM1_DCinterface001 x=-375.50000000000006 y=131.50000000000006 ...
   ↪ z=30.499999999999826
27 NSM1_DCinterface004 x=-375.5 y=227.50000000000003 z=30.499999999999854
28 NSM1_DCinterface003 x=-375.5 y=323.5 z=30.49999999999988
29 NSM1_DCinterface002 x=-375.5 y=419.5 z=30.499999999999908
30 NDCinterface009 x=-372.15000000000003 y=83.50000000000006 ...
   ↪ z=27.99999999999989
31 NDCinterface008 x=-372.15000000000003 y=179.50000000000006 ...
   ↪ z=27.99999999999992
32 NDCinterface007 x=-372.15 y=275.5 z=27.99999999999943
33 NDCinterface006 x=-372.15 y=371.5 z=27.9999999999997
34 NSM1interface001 x=-389.9999998461609 y=419.4999999920201 ...
   ↪ z=1.4999999972176954
35 NSM1interface002 x=-389.9999998815646 y=323.49999999202015 ...
   ↪ z=1.4999999978679035
```

```

36 NSM1interface003 x=-389.9999999169679 y=227.49999999202004 ...
    ↪ z=1.4999999985181116
37 NSM1interface004 x=-389.9999999523709 y=131.49999999202007 ...
    ↪ z=1.4999999991683195
38 NSM1interface x=-389.99999998777423 y=35.49999999202008 z=1.4999999998185278
39 NSM2interface x=-119.99999984616096 y=419.4999998924482 z=1.499999997754995
40 NSM2interface001 x=-119.99999988156463 y=323.4999998924482 ...
    ↪ z=1.4999999984052028
41 NSM2interface002 x=-119.99999991696797 y=227.49999989244813 ...
    ↪ z=1.4999999990554111
42 NSM2interface003 x=-119.99999995237096 y=131.49999989244813 ...
    ↪ z=1.499999999705619
43 NSM2interface004 x=-119.99999998777429 y=35.49999989244816 ...
    ↪ z=1.5000000003558271
44 NSM3interface x=150.0000000122256 y=35.49999979287624 z=1.5000000008931267
45 NSM3interface001 x=150.00000004762904 y=131.49999979287622 ...
    ↪ z=1.5000000002429186
46 NSM3interface002 x=150.00000008303215 y=227.4999997928762 ...
    ↪ z=1.4999999995927105
47 NSM3interface003 x=150.00000011843537 y=323.49999979287634 ...
    ↪ z=1.4999999989425024
48 NSM3interface004 x=150.00000015383904 y=419.4999997928763 ...
    ↪ z=1.4999999982922945
49 NDCcap x=-314.00028122022 y=419.99999996400936 z=1.4999999973655482
50 NDCcap001 x=-314.0002812681621 y=289.9999999640094 z=1.4999999982460384
51 NDCcap002 x=-201.4169787522141 y=354.99999992249036 z=1.4999999980298337
52 NDCcap003 x=-201.41697870427208 y=484.9999999224904 z=1.4999999971493438
53 NDCcap004 x=-201.41697880015616 y=224.99999992249042 z=1.4999999989103239
54 NDCcap005 x=-44.0002812681621 y=289.99999986443754 z=1.4999999987833377
55 NDCcap006 x=-44.000281220220074 y=419.9999998644374 z=1.4999999979028478
56 NDCcap007 x=68.58302129572792 y=484.9999998229185 z=1.4999999976866434
57 NDCcap008 x=225.9997187797798 y=419.99999976486555 z=1.4999999984401473
58 NDCcap009 x=338.58302129572786 y=484.9999997233466 z=1.4999999982239427
59 NDCcap010 x=68.58302124778584 y=354.9999998229184 z=1.4999999985671333
60 NDCcap011 x=338.5830212477858 y=354.99999972334655 z=1.4999999991044328
61 NDCcap012 x=225.99971873183773 y=289.9999997648656 z=1.4999999993206372
62 NDCcap013 x=68.58302119984381 y=224.99999982291848 z=1.4999999994476234
63 NDCcap014 x=338.5830211998438 y=224.99999972334658 z=1.4999999999849227
64 NDCcap015 x=225.99971868389565 y=159.99999976486546 z=1.5000000002011273
65 NDCcap016 x=338.58302115190173 y=94.99999972334656 z=1.5000000008654129
66 NDCcap017 x=225.99971863595368 y=29.999999764865482 z=1.5000000010816175
67 NDCcap018 x=68.58302115190179 y=94.99999982291848 z=1.5000000003281135
68 NDCcap019 x=-44.00028131610412 y=159.9999998644374 z=1.499999999663828
69 NDCcap020 x=-44.000281364046145 y=29.9999998644374 z=1.500000000544318
70 NDCcap021 x=-201.41697884809818 y=94.9999999224904 z=1.499999999790814
71 NDCcap022 x=-314.0002813161041 y=159.9999999640093 z=1.4999999991265285
72 NDCcap023 x=-313.9999594421053 y=29.999999964009202 z=1.500000000007019
73 NSM1interface005 x=-389.99999999999784 y=467.49999999999307 ...
    ↪ z=-1.0000000041749733
74 NSM1interface006 x=-389.9999999999979 y=371.4999999999932 ...
    ↪ z=-1.0000000035247654
75 NSM1interface007 x=-389.99999999999784 y=275.4999999999932 ...
    ↪ z=-1.000000002874557
76 NSM1interface008 x=-389.9999999999926 y=179.4999999999973 ...
    ↪ z=-1.0000000022243491
77 NSM1interface009 x=-389.9999999999993 y=83.49999999999739 ...
    ↪ z=-1.000000001574141

```

```

78 NSM2interface005 x=-119.99999999999915 y=467.49999999999727 ...
    ↪ z=-1.0000000036376737
79 NSM2interface006 x=-119.99999999999926 y=371.4999999999974 ...
    ↪ z=-1.0000000029874658
80 NSM2interface007 x=-119.99999999999801 y=275.4999999999307 ...
    ↪ z=-1.0000000023372577
81 NSM2interface008 x=-119.9999999999795 y=179.4999999999304 ...
    ↪ z=-1.0000000016870496
82 NSM2interface009 x=-119.9999999999801 y=83.4999999999931 ...
    ↪ z=-1.0000000010368417
83 NSM3interface005 x=150.00000000000021 y=83.4999999999304 ...
    ↪ z=-1.0000000004995422
84 NSM3interface006 x=150.0000000000002 y=179.4999999999292 z=-1.00000000114975
85 NSM3interface007 x=150.0000000000002 y=275.4999999999295 ...
    ↪ z=-1.0000000017999584
86 NSM3interface008 x=150.00000000000021 y=371.4999999999295 ...
    ↪ z=-1.0000000024501663
87 NSM3interface009 x=150.000000000000222 y=467.4999999999284 ...
    ↪ z=-1.0000000031003744
88 NDCcap024 x=-313.99999999999784 y=469.9999999999307 z=-1.000000004040666
89 NDCcap025 x=-201.41669750802086 y=534.999999999934 z=-1.0000000042568704
90 NDCcap026 x=-43.99999999999778 y=469.9999999999295 z=-1.0000000035033665
91 NDCcap027 x=68.58330249197911 y=534.999999999933 z=-1.0000000037195709
92 NDCcap028 x=226.0000000000002 y=469.9999999999295 z=-1.000000002966067
93 NDCcap029 x=338.58330249197917 y=534.999999999932 z=-1.0000000031822716
94 NDCcap030 x=-313.9999999999979 y=339.999999999932 z=-1.000000003160176
95 NDCcap031 x=-201.41669750802095 y=404.999999999933 z=-1.0000000033763805
96 NDCcap032 x=-43.9999999999979 y=339.9999999999307 z=-1.0000000026228766
97 NDCcap033 x=68.58330249197911 y=404.9999999999307 z=-1.000000002839081
98 NDCcap034 x=226.0000000000002 y=339.9999999999295 z=-1.000000002085577
99 NDCcap035 x=338.58330249197894 y=404.9999999999295 z=-1.0000000023017814
100 NDCcap036 x=-313.99999999999795 y=209.9999999999315 z=-1.0000000022796858
101 NDCcap037 x=-201.41669750802095 y=274.999999999932 z=-1.0000000024958902
102 NDCcap038 x=-43.99999999999801 y=209.9999999999304 z=-1.0000000017423862
103 NDCcap039 x=68.58330249197905 y=274.9999999999295 z=-1.0000000019585908
104 NDCcap040 x=226.000000000000188 y=209.9999999999292 z=-1.000000001205087
105 NDCcap041 x=338.58330249197894 y=274.9999999999295 z=-1.0000000014212915
106 NDCcap042 x=-313.999999999998 y=79.9999999999318 z=-1.0000000013991959
107 NDCcap043 x=-201.41669750802103 y=144.999999999932 z=-1.0000000016154003
108 NDCcap044 x=-43.99999999999801 y=79.9999999999307 z=-1.0000000008618963
109 NDCcap045 x=68.58330249197905 y=144.999999999931 z=-1.0000000010781007
110 NDCcap046 x=226.000000000000188 y=79.9999999999298 z=-1.0000000003245968
111 NDCcap047 x=338.58330249197905 y=144.9999999999304 z=-1.0000000005408012
112 NFHNNode141 x=-120.0 y=83.5 z=1.5
113 NFHNNode142 x=-120.0 y=35.50000000000009 z=4.0
114 NIGBTinterface016 x=-100.65000000000002 y=444.00000000000006 ...
    ↪ z=108.09999999999997
115 NIGBTinterface017 x=-104.00000000000001 y=444.0 z=137.59999999999994
116 NIGBTinterface018 x=-100.65000000000002 y=398.00000000000006 ...
    ↪ z=108.09999999999995
117 NIGBTinterface019 x=-104.00000000000001 y=397.9999999999994 ...
    ↪ z=137.5999999999999
118 NIGBTinterface020 x=-100.65000000000003 y=331.0 z=108.09999999999995
119 NIGBTinterface021 x=-104.00000000000003 y=331.0 z=137.5999999999999
120 NIGBTinterface022 x=-100.65000000000003 y=285.0 z=108.09999999999991
121 NIGBTinterface023 x=-104.00000000000003 y=285.0 z=137.5999999999998
122 NIGBTinterface024 x=-100.65000000000005 y=218.00000000000006 ...
    ↪ z=108.09999999999991

```

```

123 NIGBTinterface025 x=-104.00000000000004 y=218.00000000000006 ...
    ↪ z=137.59999999999998
124 NIGBTinterface026 x=-100.65000000000005 y=172.00000000000006 ...
    ↪ z=108.09999999999998
125 NIGBTinterface027 x=-104.00000000000004 y=172.00000000000006 ...
    ↪ z=137.59999999999998
126 NIGBTinterface028 x=-100.65000000000006 y=105.00000000000006 ...
    ↪ z=108.09999999999987
127 NIGBTinterface029 x=-104.00000000000006 y=105.00000000000006 ...
    ↪ z=137.59999999999985
128 NIGBTinterface030 x=-100.65000000000006 y=59.00000000000006 ...
    ↪ z=108.09999999999987
129 NIGBTinterface031 x=-104.00000000000006 y=59.00000000000006 ...
    ↪ z=137.59999999999985
130 NFHNode159 x=-105.5 y=35.50000000000009 z=4.0
131 NDCinterface010 x=-105.50000000000004 y=35.50000000000006 ...
    ↪ z=30.499999999999876
132 NFHNode161 x=-120.0 y=131.5 z=4.0
133 NFHNode162 x=-105.5 y=131.5 z=4.0
134 NDCinterface011 x=-105.50000000000004 y=131.50000000000006 ...
    ↪ z=30.499999999999826
135 NDCinterface012 x=-105.50000000000003 y=227.50000000000003 ...
    ↪ z=30.499999999999854
136 NDCinterface013 x=-105.50000000000001 y=323.5 z=30.49999999999988
137 NDCinterface014 x=-105.5 y=419.5 z=30.499999999999908
138 NFHNode167 x=-120.0 y=227.5 z=4.0
139 NFHNode168 x=-105.5 y=227.5 z=4.0
140 NFHNode169 x=-120.0 y=323.5 z=4.0
141 NFHNode170 x=-105.5 y=323.5 z=4.0
142 NFHNode171 x=-120.0 y=419.5 z=4.0
143 NFHNode172 x=-105.5 y=419.5 z=4.0
144 NFHNode173 x=-102.15 y=83.5 z=1.5
145 NDCinterface015 x=-102.15000000000005 y=83.50000000000006 ...
    ↪ z=27.99999999999989
146 NFHNode175 x=-120.0 y=179.5 z=1.5
147 NFHNode176 x=-102.15 y=179.5 z=1.5
148 NDCinterface016 x=-102.15000000000003 y=179.50000000000006 ...
    ↪ z=27.99999999999992
149 NFHNode178 x=-120.0 y=275.5 z=1.5
150 NFHNode179 x=-102.15 y=275.5 z=1.5
151 NDCinterface017 x=-102.15000000000003 y=275.5 z=27.999999999999943
152 NFHNode181 x=-120.0 y=371.5 z=1.5
153 NFHNode182 x=-102.15 y=371.5 z=1.5
154 NDCinterface018 x=-102.15000000000002 y=371.5 z=27.99999999999997
155 NFHNode184 x=-120.0 y=467.5 z=1.5
156 NFHNode185 x=-102.15 y=467.5 z=1.5
157 NDCinterface019 x=-102.15 y=467.5 z=27.999999999999996
158 NSM1_braidedBB1_ x=-315.9 y=341.0 z=330.1
159 NSM1_braidedBB1_091 x=-373.65 y=341.00000000000006 z=230.60000000000002
160 NSM1_braidedBB1_092 x=-373.65 y=341.0 z=297.1
161 NSM1_braidedBB1_093 x=-369.22883832488645 y=341.0 z=313.6
162 NSM1_braidedBB1_094 x=-357.15 y=341.0 z=325.6788383248865
163 NSM1_braidedBB1_095 x=-340.65 y=341.0 z=330.1
164 NSM1_braidedBB1_075 x=-315.9 y=335.0 z=330.1
165 NSM1_braidedBB1_070 x=-373.65 y=335.0 z=230.60000000000002
166 NSM1_braidedBB1_071 x=-373.65 y=335.0 z=297.1
167 NSM1_braidedBB1_072 x=-369.22883832488645 y=335.0 z=313.6
168 NSM1_braidedBB1_073 x=-357.15 y=335.0 z=325.6788383248865

```

```
169 NSM1_braidedBB1_074 x=-340.65 y=335.0 z=330.1
170 NSM1_braidedBB1_082 x=-315.9 y=329.0 z=330.1
171 NSM1_braidedBB1_077 x=-373.65 y=329.0 z=230.60000000000002
172 NSM1_braidedBB1_078 x=-373.65 y=329.0 z=297.1
173 NSM1_braidedBB1_079 x=-369.22883832488645 y=329.0 z=313.6
174 NSM1_braidedBB1_080 x=-357.15 y=329.0 z=325.6788383248865
175 NSM1_braidedBB1_081 x=-340.65 y=329.0 z=330.1
176 NSM1_braidedBB1_089 x=-315.9 y=323.0 z=330.1
177 NSM1_braidedBB1_084 x=-373.65 y=323.0 z=230.60000000000002
178 NSM1_braidedBB1_085 x=-373.65 y=323.0 z=297.1
179 NSM1_braidedBB1_086 x=-369.22883832488645 y=323.0 z=313.6
180 NSM1_braidedBB1_087 x=-357.15 y=323.0 z=325.6788383248865
181 NSM1_braidedBB1_088 x=-340.65 y=323.0 z=330.1
182 NSM1_braidedBB1_033 x=-315.9 y=317.0 z=330.1
183 NSM1_braidedBB1_028 x=-373.65 y=317.0 z=230.60000000000002
184 NSM1_braidedBB1_029 x=-373.65 y=317.0 z=297.1
185 NSM1_braidedBB1_030 x=-369.22883832488645 y=317.0 z=313.6
186 NSM1_braidedBB1_031 x=-357.15 y=317.0 z=325.6788383248865
187 NSM1_braidedBB1_032 x=-340.65 y=317.0 z=330.1
188 NSM1_braidedBB1_040 x=-315.9 y=311.0 z=330.1
189 NSM1_braidedBB1_035 x=-373.65 y=311.0 z=230.60000000000002
190 NSM1_braidedBB1_036 x=-373.65 y=311.0 z=297.1
191 NSM1_braidedBB1_037 x=-369.22883832488645 y=311.0 z=313.6
192 NSM1_braidedBB1_038 x=-357.15 y=311.0 z=325.6788383248865
193 NSM1_braidedBB1_039 x=-340.65 y=311.0 z=330.1
194 NSM1_braidedBB1_047 x=-315.9 y=305.0 z=330.1
195 NSM1_braidedBB1_042 x=-373.65 y=305.0 z=230.60000000000002
196 NSM1_braidedBB1_043 x=-373.65 y=305.0 z=297.1
197 NSM1_braidedBB1_044 x=-369.22883832488645 y=305.0 z=313.6
198 NSM1_braidedBB1_045 x=-357.15 y=305.0 z=325.6788383248865
199 NSM1_braidedBB1_046 x=-340.65 y=305.0 z=330.1
200 NSM1_braidedBB1_054 x=-315.9 y=299.0 z=330.1
201 NSM1_braidedBB1_049 x=-373.65 y=299.0 z=230.60000000000002
202 NSM1_braidedBB1_050 x=-373.65 y=299.0 z=297.1
203 NSM1_braidedBB1_051 x=-369.22883832488645 y=299.0 z=313.6
204 NSM1_braidedBB1_052 x=-357.15 y=299.0 z=325.6788383248865
205 NSM1_braidedBB1_053 x=-340.65 y=299.0 z=330.1
206 NSM1_braidedBB1_061 x=-315.9 y=293.0 z=330.1
207 NSM1_braidedBB1_056 x=-373.65 y=293.0 z=230.60000000000002
208 NSM1_braidedBB1_057 x=-373.65 y=293.0 z=297.1
209 NSM1_braidedBB1_058 x=-369.22883832488645 y=293.0 z=313.6
210 NSM1_braidedBB1_059 x=-357.15 y=293.0 z=325.6788383248865
211 NSM1_braidedBB1_060 x=-340.65 y=293.0 z=330.1
212 NSM1_braidedBB1_068 x=-315.9 y=287.0 z=330.1
213 NSM1_braidedBB1_063 x=-373.65 y=287.0 z=230.60000000000002
214 NSM1_braidedBB1_064 x=-373.65 y=287.0 z=297.1
215 NSM1_braidedBB1_065 x=-369.22883832488645 y=287.0 z=313.6
216 NSM1_braidedBB1_066 x=-357.15 y=287.0 z=325.6788383248865
217 NSM1_braidedBB1_067 x=-340.65 y=287.0 z=330.1
218 NSM1_braidedBB1_019 x=-315.9 y=281.0 z=330.1
219 NSM1_braidedBB1_014 x=-373.65 y=281.0 z=230.60000000000002
220 NSM1_braidedBB1_015 x=-373.65 y=281.0 z=297.1
221 NSM1_braidedBB1_016 x=-369.22883832488645 y=281.0 z=313.6
222 NSM1_braidedBB1_017 x=-357.15 y=281.0 z=325.6788383248865
223 NSM1_braidedBB1_018 x=-340.65 y=281.0 z=330.1
224 NSM1_braidedBB1_026 x=-315.9 y=275.0 z=330.1
225 NSM1_braidedBB1_021 x=-373.65 y=275.0 z=230.60000000000002
226 NSM1_braidedBB1_022 x=-373.65 y=275.0 z=297.1
```

```

227 NSM1_braidedBB1_023 x=-369.22883832488645 y=275.0 z=313.6
228 NSM1_braidedBB1_024 x=-357.15 y=275.0 z=325.6788383248865
229 NSM1_braidedBB1_025 x=-340.65 y=275.0 z=330.1
230 NSM1_braidedBB2_ x=-315.9 y=228.0 z=330.1
231 NSM1_braidedBB2_091 x=-373.65 y=227.9999999999997 z=230.60000000000002
232 NSM1_braidedBB2_092 x=-373.65 y=228.0 z=297.1
233 NSM1_braidedBB2_093 x=-369.22883832488645 y=228.0 z=313.6
234 NSM1_braidedBB2_094 x=-357.15 y=228.0 z=325.6788383248865
235 NSM1_braidedBB2_095 x=-340.65 y=228.0 z=330.1
236 NSM1_braidedBB2_075 x=-315.9 y=222.0 z=330.1
237 NSM1_braidedBB2_070 x=-373.65 y=221.9999999999997 z=230.60000000000002
238 NSM1_braidedBB2_071 x=-373.65 y=222.0 z=297.1
239 NSM1_braidedBB2_072 x=-369.22883832488645 y=222.0 z=313.6
240 NSM1_braidedBB2_073 x=-357.15 y=222.0 z=325.6788383248865
241 NSM1_braidedBB2_074 x=-340.65 y=222.0 z=330.1
242 NSM1_braidedBB2_082 x=-315.9 y=216.0 z=330.1
243 NSM1_braidedBB2_077 x=-373.65 y=215.9999999999997 z=230.60000000000002
244 NSM1_braidedBB2_078 x=-373.65 y=216.0 z=297.1
245 NSM1_braidedBB2_079 x=-369.22883832488645 y=216.0 z=313.6
246 NSM1_braidedBB2_080 x=-357.15 y=216.0 z=325.6788383248865
247 NSM1_braidedBB2_081 x=-340.65 y=216.0 z=330.1
248 NSM1_braidedBB2_089 x=-315.9 y=210.0 z=330.1
249 NSM1_braidedBB2_084 x=-373.65 y=209.9999999999997 z=230.60000000000002
250 NSM1_braidedBB2_085 x=-373.65 y=210.0 z=297.1
251 NSM1_braidedBB2_086 x=-369.22883832488645 y=210.0 z=313.6
252 NSM1_braidedBB2_087 x=-357.15 y=210.0 z=325.6788383248865
253 NSM1_braidedBB2_088 x=-340.65 y=210.0 z=330.1
254 NSM1_braidedBB2_033 x=-315.9 y=204.0 z=330.1
255 NSM1_braidedBB2_028 x=-373.65 y=203.9999999999997 z=230.60000000000002
256 NSM1_braidedBB2_029 x=-373.65 y=204.0 z=297.1
257 NSM1_braidedBB2_030 x=-369.22883832488645 y=204.0 z=313.6
258 NSM1_braidedBB2_031 x=-357.15 y=204.0 z=325.6788383248865
259 NSM1_braidedBB2_032 x=-340.65 y=204.0 z=330.1
260 NSM1_braidedBB2_040 x=-315.9 y=198.0 z=330.1
261 NSM1_braidedBB2_035 x=-373.65 y=197.9999999999997 z=230.60000000000002
262 NSM1_braidedBB2_036 x=-373.65 y=198.0 z=297.1
263 NSM1_braidedBB2_037 x=-369.22883832488645 y=198.0 z=313.6
264 NSM1_braidedBB2_038 x=-357.15 y=198.0 z=325.6788383248865
265 NSM1_braidedBB2_039 x=-340.65 y=198.0 z=330.1
266 NSM1_braidedBB2_047 x=-315.9 y=192.0 z=330.1
267 NSM1_braidedBB2_042 x=-373.65 y=191.9999999999997 z=230.60000000000002
268 NSM1_braidedBB2_043 x=-373.65 y=192.0 z=297.1
269 NSM1_braidedBB2_044 x=-369.22883832488645 y=192.0 z=313.6
270 NSM1_braidedBB2_045 x=-357.15 y=192.0 z=325.6788383248865
271 NSM1_braidedBB2_046 x=-340.65 y=192.0 z=330.1
272 NSM1_braidedBB2_054 x=-315.9 y=186.0 z=330.1
273 NSM1_braidedBB2_049 x=-373.65 y=185.9999999999997 z=230.60000000000002
274 NSM1_braidedBB2_050 x=-373.65 y=186.0 z=297.1
275 NSM1_braidedBB2_051 x=-369.22883832488645 y=186.0 z=313.6
276 NSM1_braidedBB2_052 x=-357.15 y=186.0 z=325.6788383248865
277 NSM1_braidedBB2_053 x=-340.65 y=186.0 z=330.1
278 NSM1_braidedBB2_061 x=-315.9 y=180.0 z=330.1
279 NSM1_braidedBB2_056 x=-373.65 y=179.9999999999997 z=230.60000000000002
280 NSM1_braidedBB2_057 x=-373.65 y=180.0 z=297.1
281 NSM1_braidedBB2_058 x=-369.22883832488645 y=180.0 z=313.6
282 NSM1_braidedBB2_059 x=-357.15 y=180.0 z=325.6788383248865
283 NSM1_braidedBB2_060 x=-340.65 y=180.0 z=330.1
284 NSM1_braidedBB2_068 x=-315.9 y=174.0 z=330.1

```



```
285 NSM1_braidedBB2_063 x=-373.65 y=173.9999999999997 z=230.60000000000002
286 NSM1_braidedBB2_064 x=-373.65 y=174.0 z=297.1
287 NSM1_braidedBB2_065 x=-369.22883832488645 y=174.0 z=313.6
288 NSM1_braidedBB2_066 x=-357.15 y=174.0 z=325.6788383248865
289 NSM1_braidedBB2_067 x=-340.65 y=174.0 z=330.1
290 NSM1_braidedBB2_019 x=-315.9 y=168.0 z=330.1
291 NSM1_braidedBB2_014 x=-373.65 y=167.9999999999997 z=230.60000000000002
292 NSM1_braidedBB2_015 x=-373.65 y=168.0 z=297.1
293 NSM1_braidedBB2_016 x=-369.22883832488645 y=168.0 z=313.6
294 NSM1_braidedBB2_017 x=-357.15 y=168.0 z=325.6788383248865
295 NSM1_braidedBB2_018 x=-340.65 y=168.0 z=330.1
296 NSM1_braidedBB2_026 x=-315.9 y=162.0 z=330.1
297 NSM1_braidedBB2_021 x=-373.65 y=161.9999999999997 z=230.60000000000002
298 NSM1_braidedBB2_022 x=-373.65 y=162.0 z=297.1
299 NSM1_braidedBB2_023 x=-369.22883832488645 y=162.0 z=313.6
300 NSM1_braidedBB2_024 x=-357.15 y=162.0 z=325.6788383248865
301 NSM1_braidedBB2_025 x=-340.65 y=162.0 z=330.1
302 NSM1_braidedBB3_095 x=-315.9 y=115.00000000000001 z=330.1
303 NSM1_braidedBB3_090 x=-373.65 y=114.9999999999999 z=230.60000000000002
304 NSM1_braidedBB3_091 x=-373.65 y=115.0 z=297.1
305 NSM1_braidedBB3_092 x=-369.22883832488645 y=115.0 z=313.6
306 NSM1_braidedBB3_093 x=-357.15 y=115.0 z=325.6788383248865
307 NSM1_braidedBB3_094 x=-340.65 y=115.00000000000001 z=330.1
308 NSM1_braidedBB3_074 x=-315.9 y=109.00000000000001 z=330.1
309 NSM1_braidedBB3_069 x=-373.65 y=108.9999999999999 z=230.60000000000002
310 NSM1_braidedBB3_070 x=-373.65 y=109.0 z=297.1
311 NSM1_braidedBB3_071 x=-369.22883832488645 y=109.0 z=313.6
312 NSM1_braidedBB3_072 x=-357.15 y=109.0 z=325.6788383248865
313 NSM1_braidedBB3_073 x=-340.65 y=109.00000000000001 z=330.1
314 NSM1_braidedBB3_081 x=-315.9 y=103.00000000000001 z=330.1
315 NSM1_braidedBB3_076 x=-373.65 y=102.9999999999999 z=230.60000000000002
316 NSM1_braidedBB3_077 x=-373.65 y=103.0 z=297.1
317 NSM1_braidedBB3_078 x=-369.22883832488645 y=103.0 z=313.6
318 NSM1_braidedBB3_079 x=-357.15 y=103.0 z=325.6788383248865
319 NSM1_braidedBB3_080 x=-340.65 y=103.00000000000001 z=330.1
320 NSM1_braidedBB3_088 x=-315.9 y=97.00000000000001 z=330.1
321 NSM1_braidedBB3_083 x=-373.65 y=96.9999999999999 z=230.60000000000002
322 NSM1_braidedBB3_084 x=-373.65 y=97.0 z=297.1
323 NSM1_braidedBB3_085 x=-369.22883832488645 y=97.0 z=313.6
324 NSM1_braidedBB3_086 x=-357.15 y=97.0 z=325.6788383248865
325 NSM1_braidedBB3_087 x=-340.65 y=97.00000000000001 z=330.1
326 NSM1_braidedBB3_032 x=-315.9 y=91.00000000000001 z=330.1
327 NSM1_braidedBB3_027 x=-373.65 y=90.9999999999999 z=230.60000000000002
328 NSM1_braidedBB3_028 x=-373.65 y=91.0 z=297.1
329 NSM1_braidedBB3_029 x=-369.22883832488645 y=91.0 z=313.6
330 NSM1_braidedBB3_030 x=-357.15 y=91.0 z=325.6788383248865
331 NSM1_braidedBB3_031 x=-340.65 y=91.00000000000001 z=330.1
332 NSM1_braidedBB3_039 x=-315.9 y=85.00000000000001 z=330.1
333 NSM1_braidedBB3_034 x=-373.65 y=84.9999999999999 z=230.60000000000002
334 NSM1_braidedBB3_035 x=-373.65 y=85.0 z=297.1
335 NSM1_braidedBB3_036 x=-369.22883832488645 y=85.0 z=313.6
336 NSM1_braidedBB3_037 x=-357.15 y=85.0 z=325.6788383248865
337 NSM1_braidedBB3_038 x=-340.65 y=85.00000000000001 z=330.1
338 NSM1_braidedBB3_046 x=-315.9 y=79.00000000000001 z=330.1
339 NSM1_braidedBB3_041 x=-373.65 y=78.9999999999999 z=230.60000000000002
340 NSM1_braidedBB3_042 x=-373.65 y=79.0 z=297.1
341 NSM1_braidedBB3_043 x=-369.22883832488645 y=79.0 z=313.6
342 NSM1_braidedBB3_044 x=-357.15 y=79.0 z=325.6788383248865
```

```

343 NSM1_braidedBB3_045 x=-340.65 y=79.00000000000001 z=330.1
344 NSM1_braidedBB3_053 x=-315.9 y=73.00000000000001 z=330.1
345 NSM1_braidedBB3_048 x=-373.65 y=72.99999999999999 z=230.60000000000002
346 NSM1_braidedBB3_049 x=-373.65 y=73.0 z=297.1
347 NSM1_braidedBB3_050 x=-369.22883832488645 y=73.0 z=313.6
348 NSM1_braidedBB3_051 x=-357.15 y=73.0 z=325.6788383248865
349 NSM1_braidedBB3_052 x=-340.65 y=73.00000000000001 z=330.1
350 NSM1_braidedBB3_060 x=-315.9 y=67.00000000000001 z=330.1
351 NSM1_braidedBB3_055 x=-373.65 y=66.99999999999999 z=230.60000000000002
352 NSM1_braidedBB3_056 x=-373.65 y=67.0 z=297.1
353 NSM1_braidedBB3_057 x=-369.22883832488645 y=67.0 z=313.6
354 NSM1_braidedBB3_058 x=-357.15 y=67.0 z=325.6788383248865
355 NSM1_braidedBB3_059 x=-340.65 y=67.00000000000001 z=330.1
356 NSM1_braidedBB3_067 x=-315.9 y=61.00000000000001 z=330.1
357 NSM1_braidedBB3_062 x=-373.65 y=60.99999999999986 z=230.60000000000002
358 NSM1_braidedBB3_063 x=-373.65 y=61.0 z=297.1
359 NSM1_braidedBB3_064 x=-369.22883832488645 y=61.00000000000001 z=313.6
360 NSM1_braidedBB3_065 x=-357.15 y=61.00000000000001 z=325.6788383248865
361 NSM1_braidedBB3_066 x=-340.65 y=61.00000000000001 z=330.1
362 NSM1_braidedBB3_018 x=-315.9 y=55.00000000000001 z=330.1
363 NSM1_braidedBB3_013 x=-373.65 y=54.99999999999986 z=230.60000000000002
364 NSM1_braidedBB3_014 x=-373.65 y=55.0 z=297.1
365 NSM1_braidedBB3_015 x=-369.22883832488645 y=55.00000000000001 z=313.6
366 NSM1_braidedBB3_016 x=-357.15 y=55.00000000000001 z=325.6788383248865
367 NSM1_braidedBB3_017 x=-340.65 y=55.00000000000001 z=330.1
368 NSM1_braidedBB3_025 x=-315.9 y=49.00000000000001 z=330.1
369 NSM1_braidedBB3_020 x=-373.65 y=48.99999999999986 z=230.60000000000002
370 NSM1_braidedBB3_021 x=-373.65 y=49.0 z=297.1
371 NSM1_braidedBB3_022 x=-369.22883832488645 y=49.00000000000001 z=313.6
372 NSM1_braidedBB3_023 x=-357.15 y=49.00000000000001 z=325.6788383248865
373 NSM1_braidedBB3_024 x=-340.65 y=49.00000000000001 z=330.1
374 Nbraided_busbar_interface002 x=-315.89999997257235 y=331.9999999963371 ...
    ↪ z=334.0999999998092
375 Nbraided_busbar_interface006 x=-315.89999997487035 y=307.9999999963371 ...
    ↪ z=334.0999999998164
376 Nbraided_busbar_interface010 x=-315.8999999771684 y=283.9999999963372 ...
    ↪ z=334.0999999998236
377 Nbraided_busbar_interface014 x=-315.89999998339226 y=218.99999999633712 ...
    ↪ z=334.0999999998431
378 Nbraided_busbar_interface018 x=-315.89999998569033 y=194.99999999633712 ...
    ↪ z=334.0999999998503
379 Nbraided_busbar_interface022 x=-315.8999999879884 y=170.9999999963371 ...
    ↪ z=334.0999999998575
380 Nbraided_busbar_interface026 x=-315.8999999942123 y=105.99999999633707 ...
    ↪ z=334.099999999877
381 Nbraided_busbar_interface030 x=-315.8999999947518 y=81.99962084088011 ...
    ↪ z=334.0999999998842
382 Nbraided_busbar_interface034 x=-315.89999999880837 y=57.99999999633704 ...
    ↪ z=334.0999999998914
383 NFHNode443 x=-210.39999999999998 y=195.0 z=353.1
384 NFHNode444 x=-264.15 y=195.0 z=353.1
385 NFHNode446 x=-210.4 y=195.0 z=353.1
386 NFHNode447 x=-210.39999999999984 y=-329.99999999999994 z=153.09999999999985
387 Noutput_busbar_interface x=-264.1499999857096 y=194.99999999137978 ...
    ↪ z=334.0999999997084
388 NFHNode450 x=-210.39999999999995 y=194.99999999999994 z=153.09999999999997
389 NLoad_connection_SM1 x=-210.399999999999583 y=-130.0000000001438 ...
    ↪ z=-0.9999999997707019

```

```

390 NFHNode452 x=-372.15 y=467.5 z=28.0
391 NFHNode453 x=-372.15 y=467.5 z=1.5
392 NFHNode454 x=-390.0 y=467.5 z=1.5
393 NFHNode455 x=-372.15 y=467.5 z=1.5
394 NFHNode456 x=-372.15 y=371.5 z=28.0
395 NFHNode457 x=-372.15 y=371.5 z=1.5
396 NFHNode458 x=-390.0 y=371.5 z=1.5
397 NFHNode459 x=-372.15 y=371.5 z=1.5
398 NFHNode460 x=-372.15 y=275.5 z=28.0
399 NFHNode461 x=-372.15 y=275.5 z=1.5
400 NFHNode462 x=-390.0 y=275.5 z=1.5
401 NFHNode463 x=-372.15 y=275.5 z=1.5
402 NFHNode464 x=-372.15 y=179.5 z=28.0
403 NFHNode465 x=-372.15 y=179.5 z=1.5
404 NFHNode466 x=-390.0 y=179.5 z=1.5
405 NFHNode467 x=-372.15 y=179.5 z=1.5
406 NFHNode468 x=-372.15 y=83.5 z=28.0
407 NFHNode469 x=-372.15 y=83.5 z=1.5
408 NFHNode470 x=-390.0 y=83.5 z=1.5
409 NFHNode471 x=-372.15 y=83.5 z=1.5
410 NDCInterface005 x=-372.15 y=467.5 z=27.999999999999996
411 NFHNode472 x=-375.5 y=419.5 z=30.5
412 NFHNode473 x=-375.5 y=419.5 z=4.0
413 NFHNode474 x=-390.0 y=419.5 z=4.0
414 NFHNode475 x=-375.5 y=419.5 z=4.0
415 NFHNode476 x=-375.5 y=323.5 z=30.5
416 NFHNode477 x=-375.5 y=323.5 z=4.0
417 NFHNode478 x=-390.0 y=323.5 z=4.0
418 NFHNode479 x=-375.5 y=323.5 z=4.0
419 NFHNode480 x=-375.5 y=227.5 z=30.5
420 NFHNode481 x=-375.5 y=227.5 z=4.0
421 NFHNode482 x=-390.0 y=227.5 z=4.0
422 NFHNode483 x=-375.5 y=227.5 z=4.0
423 NFHNode484 x=-375.5 y=131.5 z=30.5
424 NFHNode485 x=-375.5 y=131.5 z=4.0
425 NFHNode486 x=-390.0 y=131.5 z=4.0
426 NFHNode487 x=-375.5 y=131.5 z=4.0
427 NFHNode488 x=-375.5 y=35.500000000000001 z=30.5
428 NFHNode489 x=-375.5 y=35.5 z=4.0
429 NFHNode490 x=-390.0 y=35.5 z=4.0
430 NFHNode491 x=-375.5 y=35.5 z=4.0
431 NSM3+_IGBTInterface x=169.35000000000002 y=444.00000000000006 ...
    ↪ z=108.09999999999997
432 NSM3-_IGBTInterface x=165.99999999999997 y=444.0 z=137.59999999999994
433 NSM3+_IGBTInterface001 x=169.35 y=398.00000000000006 z=108.09999999999995
434 NSM3-_IGBTInterface001 x=165.99999999999997 y=397.99999999999994 ...
    ↪ z=137.59999999999999
435 NSM3+_IGBTInterface002 x=169.35 y=331.0 z=108.09999999999995
436 NSM3-_IGBTInterface002 x=165.99999999999997 y=331.0 z=137.59999999999999
437 NSM3+_IGBTInterface003 x=169.35 y=285.0 z=108.09999999999991
438 NSM3-_IGBTInterface003 x=165.99999999999997 y=285.0 z=137.59999999999988
439 NSM3+_IGBTInterface004 x=169.35 y=218.00000000000006 z=108.09999999999991
440 NSM3-_IGBTInterface004 x=165.99999999999997 y=218.00000000000006 ...
    ↪ z=137.59999999999988
441 NSM3+_IGBTInterface005 x=169.34999999999997 y=172.00000000000006 ...
    ↪ z=108.09999999999988
442 NSM3-_IGBTInterface005 x=165.99999999999994 y=172.00000000000006 ...
    ↪ z=137.59999999999988

```

```
443 NSM3+_IGBTinterface006 x=169.34999999999997 y=105.00000000000006 ...  
    ↪ z=108.09999999999987  
444 NSM3-_IGBTinterface006 x=165.99999999999994 y=105.00000000000006 ...  
    ↪ z=137.59999999999985  
445 NSM3+_IGBTinterface007 x=169.34999999999997 y=59.00000000000006 ...  
    ↪ z=108.09999999999987  
446 NSM3-_IGBTinterface007 x=165.99999999999994 y=59.00000000000006 ...  
    ↪ z=137.59999999999985  
447 NDCinterface020 x=164.49999999999994 y=35.50000000000006 ...  
    ↪ z=30.499999999999876  
448 NDCinterface021 x=164.49999999999997 y=131.50000000000006 ...  
    ↪ z=30.499999999999826  
449 NDCinterface022 x=164.49999999999997 y=227.50000000000003 ...  
    ↪ z=30.499999999999854  
450 NDCinterface023 x=164.49999999999997 y=323.5 z=30.49999999999988  
451 NDCinterface024 x=164.5 y=419.5 z=30.499999999999908  
452 NDCinterface025 x=167.84999999999997 y=83.50000000000006 z=27.99999999999989  
453 NDCinterface026 x=167.85 y=179.50000000000006 z=27.99999999999992  
454 NDCinterface027 x=167.85 y=275.5 z=27.999999999999943  
455 NDCinterface028 x=167.85000000000002 y=371.5 z=27.99999999999997  
456 NDCinterface029 x=167.85000000000002 y=467.5 z=27.99999999999996  
457 NFHNode518 x=167.85000000000002 y=467.5 z=28.0  
458 NFHNode519 x=167.85000000000002 y=467.5 z=1.5  
459 NFHNode520 x=150.00000000000003 y=467.5 z=1.5  
460 NFHNode521 x=167.85000000000002 y=467.5 z=1.5  
461 NFHNode522 x=167.85000000000002 y=371.5 z=28.0  
462 NFHNode523 x=167.85000000000002 y=371.5 z=1.5  
463 NFHNode524 x=150.00000000000003 y=371.5 z=1.5  
464 NFHNode525 x=167.85000000000002 y=371.5 z=1.5  
465 NFHNode526 x=167.85000000000002 y=275.5 z=28.0  
466 NFHNode527 x=167.85000000000002 y=275.5 z=1.5  
467 NFHNode528 x=150.00000000000003 y=275.5 z=1.5  
468 NFHNode529 x=167.85000000000002 y=275.5 z=1.5  
469 NFHNode530 x=167.85000000000002 y=179.5 z=28.0  
470 NFHNode531 x=167.85000000000002 y=179.5 z=1.5  
471 NFHNode532 x=150.00000000000003 y=179.5 z=1.5  
472 NFHNode533 x=167.85000000000002 y=179.5 z=1.5  
473 NFHNode534 x=167.85000000000002 y=83.5 z=28.0  
474 NFHNode535 x=167.85000000000002 y=83.5 z=1.5  
475 NFHNode536 x=150.00000000000003 y=83.5 z=1.5  
476 NFHNode537 x=167.85000000000002 y=83.5 z=1.5  
477 NFHNode538 x=164.5 y=419.5 z=30.5  
478 NFHNode539 x=164.5 y=419.5 z=4.0  
479 NFHNode540 x=150.0 y=419.5 z=4.0  
480 NFHNode541 x=164.5 y=419.5 z=4.0  
481 NFHNode542 x=164.5 y=323.5 z=30.5  
482 NFHNode543 x=164.5 y=323.5 z=4.0  
483 NFHNode544 x=150.0 y=323.5 z=4.0  
484 NFHNode545 x=164.5 y=323.5 z=4.0  
485 NFHNode546 x=164.5 y=227.5 z=30.5  
486 NFHNode547 x=164.5 y=227.5 z=4.0  
487 NFHNode548 x=150.0 y=227.5 z=4.0  
488 NFHNode549 x=164.5 y=227.5 z=4.0  
489 NFHNode550 x=164.5 y=131.5 z=30.5  
490 NFHNode551 x=164.5 y=131.5 z=4.0  
491 NFHNode552 x=150.0 y=131.5 z=4.0  
492 NFHNode553 x=164.5 y=131.5 z=4.0  
493 NFHNode554 x=164.5 y=35.50000000000001 z=30.5
```

```
494 NFHNode555 x=164.5 y=35.5 z=4.0
495 NFHNode556 x=150.0 y=35.5 z=4.0
496 NFHNode557 x=164.5 y=35.5 z=4.0
497 NSM3_braidedBB1_095 x=224.10000000000002 y=341.0 z=330.1
498 NSM3_braidedBB1_090 x=166.35000000000002 y=341.0 z=230.60000000000002
499 NSM3_braidedBB1_091 x=166.35000000000002 y=341.0 z=297.1
500 NSM3_braidedBB1_092 x=170.77116167511355 y=341.0 z=313.6
501 NSM3_braidedBB1_093 x=182.85000000000002 y=341.0 z=325.6788383248865
502 NSM3_braidedBB1_094 x=199.35000000000002 y=341.0 z=330.1
503 NSM3_braidedBB1_074 x=224.10000000000002 y=335.0 z=330.1
504 NSM3_braidedBB1_069 x=166.35000000000002 y=335.0 z=230.60000000000002
505 NSM3_braidedBB1_070 x=166.35000000000002 y=335.0 z=297.1
506 NSM3_braidedBB1_071 x=170.77116167511355 y=335.0 z=313.6
507 NSM3_braidedBB1_072 x=182.85000000000002 y=335.0 z=325.6788383248865
508 NSM3_braidedBB1_073 x=199.35000000000002 y=335.0 z=330.1
509 NSM3_braidedBB1_081 x=224.10000000000002 y=329.0 z=330.1
510 NSM3_braidedBB1_076 x=166.35000000000002 y=329.0 z=230.60000000000002
511 NSM3_braidedBB1_077 x=166.35000000000002 y=329.0 z=297.1
512 NSM3_braidedBB1_078 x=170.77116167511355 y=329.0 z=313.6
513 NSM3_braidedBB1_079 x=182.85000000000002 y=329.0 z=325.6788383248865
514 NSM3_braidedBB1_080 x=199.35000000000002 y=329.0 z=330.1
515 NSM3_braidedBB1_088 x=224.10000000000002 y=323.0 z=330.1
516 NSM3_braidedBB1_083 x=166.35000000000002 y=323.0 z=230.60000000000002
517 NSM3_braidedBB1_084 x=166.35000000000002 y=323.0 z=297.1
518 NSM3_braidedBB1_085 x=170.77116167511355 y=323.0 z=313.6
519 NSM3_braidedBB1_086 x=182.85000000000002 y=323.0 z=325.6788383248865
520 NSM3_braidedBB1_087 x=199.35000000000002 y=323.0 z=330.1
521 NSM3_braidedBB1_032 x=224.10000000000002 y=317.0 z=330.1
522 NSM3_braidedBB1_027 x=166.35000000000002 y=317.0 z=230.60000000000002
523 NSM3_braidedBB1_028 x=166.35000000000002 y=317.0 z=297.1
524 NSM3_braidedBB1_029 x=170.77116167511355 y=317.0 z=313.6
525 NSM3_braidedBB1_030 x=182.85000000000002 y=317.0 z=325.6788383248865
526 NSM3_braidedBB1_031 x=199.35000000000002 y=317.0 z=330.1
527 NSM3_braidedBB1_039 x=224.10000000000002 y=311.0 z=330.1
528 NSM3_braidedBB1_034 x=166.35000000000002 y=311.0 z=230.60000000000002
529 NSM3_braidedBB1_035 x=166.35000000000002 y=311.0 z=297.1
530 NSM3_braidedBB1_036 x=170.77116167511355 y=311.0 z=313.6
531 NSM3_braidedBB1_037 x=182.85000000000002 y=311.0 z=325.6788383248865
532 NSM3_braidedBB1_038 x=199.35000000000002 y=311.0 z=330.1
533 NSM3_braidedBB1_046 x=224.10000000000002 y=305.0 z=330.1
534 NSM3_braidedBB1_041 x=166.35000000000002 y=305.0 z=230.60000000000002
535 NSM3_braidedBB1_042 x=166.35000000000002 y=305.0 z=297.1
536 NSM3_braidedBB1_043 x=170.77116167511355 y=305.0 z=313.6
537 NSM3_braidedBB1_044 x=182.85000000000002 y=305.0 z=325.6788383248865
538 NSM3_braidedBB1_045 x=199.35000000000002 y=305.0 z=330.1
539 NSM3_braidedBB1_053 x=224.10000000000002 y=299.0 z=330.1
540 NSM3_braidedBB1_048 x=166.35000000000002 y=299.0 z=230.60000000000002
541 NSM3_braidedBB1_049 x=166.35000000000002 y=299.0 z=297.1
542 NSM3_braidedBB1_050 x=170.77116167511355 y=299.0 z=313.6
543 NSM3_braidedBB1_051 x=182.85000000000002 y=299.0 z=325.6788383248865
544 NSM3_braidedBB1_052 x=199.35000000000002 y=299.0 z=330.1
545 NSM3_braidedBB1_060 x=224.10000000000002 y=293.0 z=330.1
546 NSM3_braidedBB1_055 x=166.35000000000002 y=293.0 z=230.60000000000002
547 NSM3_braidedBB1_056 x=166.35000000000002 y=293.0 z=297.1
548 NSM3_braidedBB1_057 x=170.77116167511355 y=293.0 z=313.6
549 NSM3_braidedBB1_058 x=182.85000000000002 y=293.0 z=325.6788383248865
550 NSM3_braidedBB1_059 x=199.35000000000002 y=293.0 z=330.1
551 NSM3_braidedBB1_067 x=224.10000000000002 y=287.0 z=330.1
```

```

552 NSM3_braidedBB1_062 x=166.35000000000002 y=287.0 z=230.60000000000002
553 NSM3_braidedBB1_063 x=166.35000000000002 y=287.0 z=297.1
554 NSM3_braidedBB1_064 x=170.77116167511355 y=287.0 z=313.6
555 NSM3_braidedBB1_065 x=182.85000000000002 y=287.0 z=325.6788383248865
556 NSM3_braidedBB1_066 x=199.35000000000002 y=287.0 z=330.1
557 NSM3_braidedBB1_018 x=224.10000000000002 y=281.0 z=330.1
558 NSM3_braidedBB1_013 x=166.35000000000002 y=281.0 z=230.60000000000002
559 NSM3_braidedBB1_014 x=166.35000000000002 y=281.0 z=297.1
560 NSM3_braidedBB1_015 x=170.77116167511355 y=281.0 z=313.6
561 NSM3_braidedBB1_016 x=182.85000000000002 y=281.0 z=325.6788383248865
562 NSM3_braidedBB1_017 x=199.35000000000002 y=281.0 z=330.1
563 NSM3_braidedBB1_025 x=224.10000000000002 y=275.0 z=330.1
564 NSM3_braidedBB1_020 x=166.35000000000002 y=275.0 z=230.60000000000002
565 NSM3_braidedBB1_021 x=166.35000000000002 y=275.0 z=297.1
566 NSM3_braidedBB1_022 x=170.77116167511355 y=275.0 z=313.6
567 NSM3_braidedBB1_023 x=182.85000000000002 y=275.0 z=325.6788383248865
568 NSM3_braidedBB1_024 x=199.35000000000002 y=275.0 z=330.1
569 NSM3_braidedBB2_095 x=224.10000000000002 y=228.0 z=330.1
570 NSM3_braidedBB2_090 x=166.35000000000002 y=227.99999999999997 ...
    ↪ z=230.60000000000002
571 NSM3_braidedBB2_091 x=166.35000000000002 y=228.0 z=297.1
572 NSM3_braidedBB2_092 x=170.77116167511355 y=228.0 z=313.6
573 NSM3_braidedBB2_093 x=182.85000000000002 y=228.0 z=325.6788383248865
574 NSM3_braidedBB2_094 x=199.35000000000002 y=228.0 z=330.1
575 NSM3_braidedBB2_074 x=224.10000000000002 y=222.0 z=330.1
576 NSM3_braidedBB2_069 x=166.35000000000002 y=221.99999999999997 ...
    ↪ z=230.60000000000002
577 NSM3_braidedBB2_070 x=166.35000000000002 y=222.0 z=297.1
578 NSM3_braidedBB2_071 x=170.77116167511355 y=222.0 z=313.6
579 NSM3_braidedBB2_072 x=182.85000000000002 y=222.0 z=325.6788383248865
580 NSM3_braidedBB2_073 x=199.35000000000002 y=222.0 z=330.1
581 NSM3_braidedBB2_081 x=224.10000000000002 y=216.0 z=330.1
582 NSM3_braidedBB2_076 x=166.35000000000002 y=215.99999999999997 ...
    ↪ z=230.60000000000002
583 NSM3_braidedBB2_077 x=166.35000000000002 y=216.0 z=297.1
584 NSM3_braidedBB2_078 x=170.77116167511355 y=216.0 z=313.6
585 NSM3_braidedBB2_079 x=182.85000000000002 y=216.0 z=325.6788383248865
586 NSM3_braidedBB2_080 x=199.35000000000002 y=216.0 z=330.1
587 NSM3_braidedBB2_088 x=224.10000000000002 y=210.0 z=330.1
588 NSM3_braidedBB2_083 x=166.35000000000002 y=209.99999999999997 ...
    ↪ z=230.60000000000002
589 NSM3_braidedBB2_084 x=166.35000000000002 y=210.0 z=297.1
590 NSM3_braidedBB2_085 x=170.77116167511355 y=210.0 z=313.6
591 NSM3_braidedBB2_086 x=182.85000000000002 y=210.0 z=325.6788383248865
592 NSM3_braidedBB2_087 x=199.35000000000002 y=210.0 z=330.1
593 NSM3_braidedBB2_032 x=224.10000000000002 y=204.0 z=330.1
594 NSM3_braidedBB2_027 x=166.35000000000002 y=203.99999999999997 ...
    ↪ z=230.60000000000002
595 NSM3_braidedBB2_028 x=166.35000000000002 y=204.0 z=297.1
596 NSM3_braidedBB2_029 x=170.77116167511355 y=204.0 z=313.6
597 NSM3_braidedBB2_030 x=182.85000000000002 y=204.0 z=325.6788383248865
598 NSM3_braidedBB2_031 x=199.35000000000002 y=204.0 z=330.1
599 NSM3_braidedBB2_039 x=224.10000000000002 y=198.0 z=330.1
600 NSM3_braidedBB2_034 x=166.35000000000002 y=197.99999999999997 ...
    ↪ z=230.60000000000002
601 NSM3_braidedBB2_035 x=166.35000000000002 y=198.0 z=297.1
602 NSM3_braidedBB2_036 x=170.77116167511355 y=198.0 z=313.6
603 NSM3_braidedBB2_037 x=182.85000000000002 y=198.0 z=325.6788383248865

```

```

604 NSM3_braidedBB2_038 x=199.35000000000002 y=198.0 z=330.1
605 NSM3_braidedBB2_046 x=224.10000000000002 y=192.0 z=330.1
606 NSM3_braidedBB2_041 x=166.35000000000002 y=191.99999999999997 ...
    ↪ z=230.60000000000002
607 NSM3_braidedBB2_042 x=166.35000000000002 y=192.0 z=297.1
608 NSM3_braidedBB2_043 x=170.77116167511355 y=192.0 z=313.6
609 NSM3_braidedBB2_044 x=182.85000000000002 y=192.0 z=325.6788383248865
610 NSM3_braidedBB2_045 x=199.35000000000002 y=192.0 z=330.1
611 NSM3_braidedBB2_053 x=224.10000000000002 y=186.0 z=330.1
612 NSM3_braidedBB2_048 x=166.35000000000002 y=185.99999999999997 ...
    ↪ z=230.60000000000002
613 NSM3_braidedBB2_049 x=166.35000000000002 y=186.0 z=297.1
614 NSM3_braidedBB2_050 x=170.77116167511355 y=186.0 z=313.6
615 NSM3_braidedBB2_051 x=182.85000000000002 y=186.0 z=325.6788383248865
616 NSM3_braidedBB2_052 x=199.35000000000002 y=186.0 z=330.1
617 NSM3_braidedBB2_060 x=224.10000000000002 y=180.0 z=330.1
618 NSM3_braidedBB2_055 x=166.35000000000002 y=179.99999999999997 ...
    ↪ z=230.60000000000002
619 NSM3_braidedBB2_056 x=166.35000000000002 y=180.0 z=297.1
620 NSM3_braidedBB2_057 x=170.77116167511355 y=180.0 z=313.6
621 NSM3_braidedBB2_058 x=182.85000000000002 y=180.0 z=325.6788383248865
622 NSM3_braidedBB2_059 x=199.35000000000002 y=180.0 z=330.1
623 NSM3_braidedBB2_067 x=224.10000000000002 y=174.0 z=330.1
624 NSM3_braidedBB2_062 x=166.35000000000002 y=173.99999999999997 ...
    ↪ z=230.60000000000002
625 NSM3_braidedBB2_063 x=166.35000000000002 y=174.0 z=297.1
626 NSM3_braidedBB2_064 x=170.77116167511355 y=174.0 z=313.6
627 NSM3_braidedBB2_065 x=182.85000000000002 y=174.0 z=325.6788383248865
628 NSM3_braidedBB2_066 x=199.35000000000002 y=174.0 z=330.1
629 NSM3_braidedBB2_018 x=224.10000000000002 y=168.0 z=330.1
630 NSM3_braidedBB2_013 x=166.35000000000002 y=167.99999999999997 ...
    ↪ z=230.60000000000002
631 NSM3_braidedBB2_014 x=166.35000000000002 y=168.0 z=297.1
632 NSM3_braidedBB2_015 x=170.77116167511355 y=168.0 z=313.6
633 NSM3_braidedBB2_016 x=182.85000000000002 y=168.0 z=325.6788383248865
634 NSM3_braidedBB2_017 x=199.35000000000002 y=168.0 z=330.1
635 NSM3_braidedBB2_025 x=224.10000000000002 y=162.0 z=330.1
636 NSM3_braidedBB2_020 x=166.35000000000002 y=161.99999999999997 ...
    ↪ z=230.60000000000002
637 NSM3_braidedBB2_021 x=166.35000000000002 y=162.0 z=297.1
638 NSM3_braidedBB2_022 x=170.77116167511355 y=162.0 z=313.6
639 NSM3_braidedBB2_023 x=182.85000000000002 y=162.0 z=325.6788383248865
640 NSM3_braidedBB2_024 x=199.35000000000002 y=162.0 z=330.1
641 NSM3_braidedBB3_095 x=224.10000000000002 y=115.00000000000001 z=330.1
642 NSM3_braidedBB3_090 x=166.35000000000002 y=114.99999999999999 ...
    ↪ z=230.60000000000002
643 NSM3_braidedBB3_091 x=166.35000000000002 y=115.0 z=297.1
644 NSM3_braidedBB3_092 x=170.77116167511355 y=115.0 z=313.6
645 NSM3_braidedBB3_093 x=182.85000000000002 y=115.0 z=325.6788383248865
646 NSM3_braidedBB3_094 x=199.35000000000002 y=115.00000000000001 z=330.1
647 NSM3_braidedBB3_074 x=224.10000000000002 y=109.00000000000001 z=330.1
648 NSM3_braidedBB3_069 x=166.35000000000002 y=108.99999999999999 ...
    ↪ z=230.60000000000002
649 NSM3_braidedBB3_070 x=166.35000000000002 y=109.0 z=297.1
650 NSM3_braidedBB3_071 x=170.77116167511355 y=109.0 z=313.6
651 NSM3_braidedBB3_072 x=182.85000000000002 y=109.0 z=325.6788383248865
652 NSM3_braidedBB3_073 x=199.35000000000002 y=109.00000000000001 z=330.1
653 NSM3_braidedBB3_081 x=224.10000000000002 y=103.00000000000001 z=330.1

```

```

654 NSM3_braidedBB3_076 x=166.35000000000002 y=102.99999999999999 ...
    ↪ z=230.60000000000002
655 NSM3_braidedBB3_077 x=166.35000000000002 y=103.0 z=297.1
656 NSM3_braidedBB3_078 x=170.77116167511355 y=103.0 z=313.6
657 NSM3_braidedBB3_079 x=182.85000000000002 y=103.0 z=325.6788383248865
658 NSM3_braidedBB3_080 x=199.35000000000002 y=103.00000000000001 z=330.1
659 NSM3_braidedBB3_088 x=224.10000000000002 y=97.00000000000001 z=330.1
660 NSM3_braidedBB3_083 x=166.35000000000002 y=96.99999999999999 ...
    ↪ z=230.60000000000002
661 NSM3_braidedBB3_084 x=166.35000000000002 y=97.0 z=297.1
662 NSM3_braidedBB3_085 x=170.77116167511355 y=97.0 z=313.6
663 NSM3_braidedBB3_086 x=182.85000000000002 y=97.0 z=325.6788383248865
664 NSM3_braidedBB3_087 x=199.35000000000002 y=97.00000000000001 z=330.1
665 NSM3_braidedBB3_032 x=224.10000000000002 y=91.00000000000001 z=330.1
666 NSM3_braidedBB3_027 x=166.35000000000002 y=90.99999999999999 ...
    ↪ z=230.60000000000002
667 NSM3_braidedBB3_028 x=166.35000000000002 y=91.0 z=297.1
668 NSM3_braidedBB3_029 x=170.77116167511355 y=91.0 z=313.6
669 NSM3_braidedBB3_030 x=182.85000000000002 y=91.0 z=325.6788383248865
670 NSM3_braidedBB3_031 x=199.35000000000002 y=91.00000000000001 z=330.1
671 NSM3_braidedBB3_039 x=224.10000000000002 y=85.00000000000001 z=330.1
672 NSM3_braidedBB3_034 x=166.35000000000002 y=84.99999999999999 ...
    ↪ z=230.60000000000002
673 NSM3_braidedBB3_035 x=166.35000000000002 y=85.0 z=297.1
674 NSM3_braidedBB3_036 x=170.77116167511355 y=85.0 z=313.6
675 NSM3_braidedBB3_037 x=182.85000000000002 y=85.0 z=325.6788383248865
676 NSM3_braidedBB3_038 x=199.35000000000002 y=85.00000000000001 z=330.1
677 NSM3_braidedBB3_046 x=224.10000000000002 y=79.00000000000001 z=330.1
678 NSM3_braidedBB3_041 x=166.35000000000002 y=78.99999999999999 ...
    ↪ z=230.60000000000002
679 NSM3_braidedBB3_042 x=166.35000000000002 y=79.0 z=297.1
680 NSM3_braidedBB3_043 x=170.77116167511355 y=79.0 z=313.6
681 NSM3_braidedBB3_044 x=182.85000000000002 y=79.0 z=325.6788383248865
682 NSM3_braidedBB3_045 x=199.35000000000002 y=79.00000000000001 z=330.1
683 NSM3_braidedBB3_053 x=224.10000000000002 y=73.00000000000001 z=330.1
684 NSM3_braidedBB3_048 x=166.35000000000002 y=72.99999999999999 ...
    ↪ z=230.60000000000002
685 NSM3_braidedBB3_049 x=166.35000000000002 y=73.0 z=297.1
686 NSM3_braidedBB3_050 x=170.77116167511355 y=73.0 z=313.6
687 NSM3_braidedBB3_051 x=182.85000000000002 y=73.0 z=325.6788383248865
688 NSM3_braidedBB3_052 x=199.35000000000002 y=73.00000000000001 z=330.1
689 NSM3_braidedBB3_060 x=224.10000000000002 y=67.00000000000001 z=330.1
690 NSM3_braidedBB3_055 x=166.35000000000002 y=66.99999999999999 ...
    ↪ z=230.60000000000002
691 NSM3_braidedBB3_056 x=166.35000000000002 y=67.0 z=297.1
692 NSM3_braidedBB3_057 x=170.77116167511355 y=67.0 z=313.6
693 NSM3_braidedBB3_058 x=182.85000000000002 y=67.0 z=325.6788383248865
694 NSM3_braidedBB3_059 x=199.35000000000002 y=67.00000000000001 z=330.1
695 NSM3_braidedBB3_067 x=224.10000000000002 y=61.00000000000001 z=330.1
696 NSM3_braidedBB3_062 x=166.35000000000002 y=60.99999999999986 ...
    ↪ z=230.60000000000002
697 NSM3_braidedBB3_063 x=166.35000000000002 y=61.0 z=297.1
698 NSM3_braidedBB3_064 x=170.77116167511355 y=61.00000000000001 z=313.6
699 NSM3_braidedBB3_065 x=182.85000000000002 y=61.00000000000001 ...
    ↪ z=325.6788383248865
700 NSM3_braidedBB3_066 x=199.35000000000002 y=61.00000000000001 z=330.1
701 NSM3_braidedBB3_018 x=224.10000000000002 y=55.00000000000001 z=330.1

```



```

702 NSM3_braidedBB3_013 x=166.35000000000002 y=54.99999999999986 ...
    ↪ z=230.60000000000002
703 NSM3_braidedBB3_014 x=166.35000000000002 y=55.0 z=297.1
704 NSM3_braidedBB3_015 x=170.77116167511355 y=55.00000000000001 z=313.6
705 NSM3_braidedBB3_016 x=182.85000000000002 y=55.00000000000001 ...
    ↪ z=325.6788383248865
706 NSM3_braidedBB3_017 x=199.35000000000002 y=55.00000000000001 z=330.1
707 NSM3_braidedBB3_025 x=224.10000000000002 y=49.00000000000001 z=330.1
708 NSM3_braidedBB3_020 x=166.35000000000002 y=48.99999999999986 ...
    ↪ z=230.60000000000002
709 NSM3_braidedBB3_021 x=166.35000000000002 y=49.0 z=297.1
710 NSM3_braidedBB3_022 x=170.77116167511355 y=49.00000000000001 z=313.6
711 NSM3_braidedBB3_023 x=182.85000000000002 y=49.00000000000001 ...
    ↪ z=325.6788383248865
712 NSM3_braidedBB3_024 x=199.35000000000002 y=49.00000000000001 z=330.1
713 Nbraided_busbar_interface035 x=224.10000002743863 y=331.9999999963383 ...
    ↪ z=338.0999999998092
714 Nbraided_busbar_interface036 x=224.1000000251406 y=307.9999999963383 ...
    ↪ z=338.0999999998164
715 Nbraided_busbar_interface037 x=224.10000002284255 y=283.9999999963384 ...
    ↪ z=338.0999999998236
716 Nbraided_busbar_interface038 x=224.10000001661868 y=218.99999999633832 ...
    ↪ z=338.0999999998431
717 Nbraided_busbar_interface039 x=224.10000001432064 y=194.99999999633832 ...
    ↪ z=338.0999999998503
718 Nbraided_busbar_interface040 x=224.1000000120226 y=170.99999999633832 ...
    ↪ z=338.0999999998575
719 Nbraided_busbar_interface041 x=224.10000000579868 y=105.99999999633826 ...
    ↪ z=338.099999999877
720 Nbraided_busbar_interface042 x=224.1000000035007 y=81.99999999633826 ...
    ↪ z=338.0999999998842
721 Nbraided_busbar_interface043 x=224.1000000012026 y=57.999999996338225 ...
    ↪ z=338.0999999998914
722 NFHNode784 x=275.85 y=195.0 z=353.1
723 Noutput_busbar_interface001 x=275.8500000143014 y=194.99999999138097 ...
    ↪ z=338.0999999997084
724 Nload_connection_SM3 x=329.59999999999974 y=615.00000000000002 ...
    ↪ z=-1.0000000037419885
725 NDC_choke_connection x=344.6000000000016 y=-100.00000000005463 ...
    ↪ z=-0.999999998869443
726 NAir_choke_connection1 x=-339.9999999999625 y=610.999999999858 ...
    ↪ z=-1.000000005047399
727 Noutput_busbar_interface002 x=275.84939709091003 y=324.99986085084385 ...
    ↪ z=338.0999999996694
728 Noutput_busbar_interface003 x=275.8500000143014 y=194.99999999138103 ...
    ↪ z=338.0999999997084
729 NFHNode812 x=329.6 y=195.0 z=353.1
730 NFHNode813 x=275.85 y=195.0 z=353.1
731 NFHNode814 x=329.6 y=195.0 z=353.1
732 NFHNode815 x=329.6000000000001 y=-330.00000000000006 z=153.10000000000008
733 NFHNode816 x=329.6000000000001 y=194.99999999999994 z=153.09999999999997
734
735 * Segments
736 EDCport010 NFHNode142 NFHNode159 w=3.0 h=30.0 wx=0.0 wy=0.0 wz=1.0
737 EFHSegment021 NDCinterface010 NFHNode159 w=3.0 h=30.0
738 EDCport011 NFHNode161 NFHNode162 w=3.0 h=30.0 wx=0.0 wy=0.0 wz=1.0
739 EFHSegment023 NFHNode162 NDCinterface011 w=3.0 h=30.0
740 EDCport012 NFHNode167 NFHNode168 w=3.0 h=30.0 wx=0.0 wy=0.0 wz=1.0

```

```

741 EDCport013 NFHNode169 NFHNode170 w=3.0 h=30.0 wx=0.0 wy=0.0 wz=1.0
742 EFHSegment026 NFHNode168 NDCInterface012 w=3.0 h=30.0
743 EFHSegment027 NFHNode170 NDCInterface013 w=3.0 h=30.0
744 EDCport014 NFHNode171 NFHNode172 w=3.0 h=30.0 wx=0.0 wy=0.0 wz=1.0
745 EFHSegment029 NFHNode172 NDCInterface014 w=3.0 h=30.0
746 EDCport015 NFHNode173 NFHNode141 w=3.0 h=30.0 wx=0.0 wy=0.0 wz=1.0
747 EFHSegment031 NDCInterface015 NFHNode173 w=3.0 h=30.0
748 EDCport016 NFHNode176 NFHNode175 w=3.0 h=30.0 wx=0.0 wy=0.0 wz=1.0
749 EFHSegment033 NDCInterface016 NFHNode176 w=3.0 h=30.0
750 EDCport017 NFHNode179 NFHNode178 w=3.0 h=30.0 wx=0.0 wy=0.0 wz=1.0
751 EFHSegment035 NDCInterface017 NFHNode179 w=3.0 h=30.0
752 EDCport018 NFHNode182 NFHNode181 w=3.0 h=30.0 wx=0.0 wy=0.0 wz=1.0
753 EFHSegment037 NDCInterface018 NFHNode182 w=3.0 h=30.0
754 EDCport019 NFHNode185 NFHNode184 w=3.0 h=30.0 wx=0.0 wy=0.0 wz=1.0
755 EFHSegment039 NDCInterface019 NFHNode185 w=3.0 h=30.0
756
757 * Segments from paths
758 ESM1_braidedBB1_0120 NSM1_braidedBB1_091 NSM1_braidedBB1_092 w=6.0 h=6.0
759 ESM1_braidedBB1_0121 NSM1_braidedBB1_092 NSM1_braidedBB1_093 w=6.0 h=6.0
760 ESM1_braidedBB1_0122 NSM1_braidedBB1_093 NSM1_braidedBB1_094 w=6.0 h=6.0
761 ESM1_braidedBB1_0123 NSM1_braidedBB1_094 NSM1_braidedBB1_095 w=6.0 h=6.0
762 ESM1_braidedBB1_0124 NSM1_braidedBB1_095 NSM1_braidedBB1_ w=6.0 h=6.0
763 ESM1_braidedBB1_0090 NSM1_braidedBB1_070 NSM1_braidedBB1_071 w=6.0 h=6.0
764 ESM1_braidedBB1_0091 NSM1_braidedBB1_071 NSM1_braidedBB1_072 w=6.0 h=6.0
765 ESM1_braidedBB1_0092 NSM1_braidedBB1_072 NSM1_braidedBB1_073 w=6.0 h=6.0
766 ESM1_braidedBB1_0093 NSM1_braidedBB1_073 NSM1_braidedBB1_074 w=6.0 h=6.0
767 ESM1_braidedBB1_0094 NSM1_braidedBB1_074 NSM1_braidedBB1_075 w=6.0 h=6.0
768 ESM1_braidedBB1_0100 NSM1_braidedBB1_077 NSM1_braidedBB1_078 w=6.0 h=6.0
769 ESM1_braidedBB1_0101 NSM1_braidedBB1_078 NSM1_braidedBB1_079 w=6.0 h=6.0
770 ESM1_braidedBB1_0102 NSM1_braidedBB1_079 NSM1_braidedBB1_080 w=6.0 h=6.0
771 ESM1_braidedBB1_0103 NSM1_braidedBB1_080 NSM1_braidedBB1_081 w=6.0 h=6.0
772 ESM1_braidedBB1_0104 NSM1_braidedBB1_081 NSM1_braidedBB1_082 w=6.0 h=6.0
773 ESM1_braidedBB1_0110 NSM1_braidedBB1_084 NSM1_braidedBB1_085 w=6.0 h=6.0
774 ESM1_braidedBB1_0111 NSM1_braidedBB1_085 NSM1_braidedBB1_086 w=6.0 h=6.0
775 ESM1_braidedBB1_0112 NSM1_braidedBB1_086 NSM1_braidedBB1_087 w=6.0 h=6.0
776 ESM1_braidedBB1_0113 NSM1_braidedBB1_087 NSM1_braidedBB1_088 w=6.0 h=6.0
777 ESM1_braidedBB1_0114 NSM1_braidedBB1_088 NSM1_braidedBB1_089 w=6.0 h=6.0
778 ESM1_braidedBB1_0030 NSM1_braidedBB1_028 NSM1_braidedBB1_029 w=6.0 h=6.0
779 ESM1_braidedBB1_0031 NSM1_braidedBB1_029 NSM1_braidedBB1_030 w=6.0 h=6.0
780 ESM1_braidedBB1_0032 NSM1_braidedBB1_030 NSM1_braidedBB1_031 w=6.0 h=6.0
781 ESM1_braidedBB1_0033 NSM1_braidedBB1_031 NSM1_braidedBB1_032 w=6.0 h=6.0
782 ESM1_braidedBB1_0034 NSM1_braidedBB1_032 NSM1_braidedBB1_033 w=6.0 h=6.0
783 ESM1_braidedBB1_0040 NSM1_braidedBB1_035 NSM1_braidedBB1_036 w=6.0 h=6.0
784 ESM1_braidedBB1_0041 NSM1_braidedBB1_036 NSM1_braidedBB1_037 w=6.0 h=6.0
785 ESM1_braidedBB1_0042 NSM1_braidedBB1_037 NSM1_braidedBB1_038 w=6.0 h=6.0
786 ESM1_braidedBB1_0043 NSM1_braidedBB1_038 NSM1_braidedBB1_039 w=6.0 h=6.0
787 ESM1_braidedBB1_0044 NSM1_braidedBB1_039 NSM1_braidedBB1_040 w=6.0 h=6.0
788 ESM1_braidedBB1_0050 NSM1_braidedBB1_042 NSM1_braidedBB1_043 w=6.0 h=6.0
789 ESM1_braidedBB1_0051 NSM1_braidedBB1_043 NSM1_braidedBB1_044 w=6.0 h=6.0
790 ESM1_braidedBB1_0052 NSM1_braidedBB1_044 NSM1_braidedBB1_045 w=6.0 h=6.0
791 ESM1_braidedBB1_0053 NSM1_braidedBB1_045 NSM1_braidedBB1_046 w=6.0 h=6.0
792 ESM1_braidedBB1_0054 NSM1_braidedBB1_046 NSM1_braidedBB1_047 w=6.0 h=6.0
793 ESM1_braidedBB1_0060 NSM1_braidedBB1_049 NSM1_braidedBB1_050 w=6.0 h=6.0
794 ESM1_braidedBB1_0061 NSM1_braidedBB1_050 NSM1_braidedBB1_051 w=6.0 h=6.0
795 ESM1_braidedBB1_0062 NSM1_braidedBB1_051 NSM1_braidedBB1_052 w=6.0 h=6.0
796 ESM1_braidedBB1_0063 NSM1_braidedBB1_052 NSM1_braidedBB1_053 w=6.0 h=6.0
797 ESM1_braidedBB1_0064 NSM1_braidedBB1_053 NSM1_braidedBB1_054 w=6.0 h=6.0
798 ESM1_braidedBB1_0070 NSM1_braidedBB1_056 NSM1_braidedBB1_057 w=6.0 h=6.0

```

799	ESM1_braidedBB1_0071	NSM1_braidedBB1_057	NSM1_braidedBB1_058	w=6.0	h=6.0
800	ESM1_braidedBB1_0072	NSM1_braidedBB1_058	NSM1_braidedBB1_059	w=6.0	h=6.0
801	ESM1_braidedBB1_0073	NSM1_braidedBB1_059	NSM1_braidedBB1_060	w=6.0	h=6.0
802	ESM1_braidedBB1_0074	NSM1_braidedBB1_060	NSM1_braidedBB1_061	w=6.0	h=6.0
803	ESM1_braidedBB1_0080	NSM1_braidedBB1_063	NSM1_braidedBB1_064	w=6.0	h=6.0
804	ESM1_braidedBB1_0081	NSM1_braidedBB1_064	NSM1_braidedBB1_065	w=6.0	h=6.0
805	ESM1_braidedBB1_0082	NSM1_braidedBB1_065	NSM1_braidedBB1_066	w=6.0	h=6.0
806	ESM1_braidedBB1_0083	NSM1_braidedBB1_066	NSM1_braidedBB1_067	w=6.0	h=6.0
807	ESM1_braidedBB1_0084	NSM1_braidedBB1_067	NSM1_braidedBB1_068	w=6.0	h=6.0
808	ESM1_braidedBB1_0010	NSM1_braidedBB1_014	NSM1_braidedBB1_015	w=6.0	h=6.0
809	ESM1_braidedBB1_0011	NSM1_braidedBB1_015	NSM1_braidedBB1_016	w=6.0	h=6.0
810	ESM1_braidedBB1_0012	NSM1_braidedBB1_016	NSM1_braidedBB1_017	w=6.0	h=6.0
811	ESM1_braidedBB1_0013	NSM1_braidedBB1_017	NSM1_braidedBB1_018	w=6.0	h=6.0
812	ESM1_braidedBB1_0014	NSM1_braidedBB1_018	NSM1_braidedBB1_019	w=6.0	h=6.0
813	ESM1_braidedBB1_0020	NSM1_braidedBB1_021	NSM1_braidedBB1_022	w=6.0	h=6.0
814	ESM1_braidedBB1_0021	NSM1_braidedBB1_022	NSM1_braidedBB1_023	w=6.0	h=6.0
815	ESM1_braidedBB1_0022	NSM1_braidedBB1_023	NSM1_braidedBB1_024	w=6.0	h=6.0
816	ESM1_braidedBB1_0023	NSM1_braidedBB1_024	NSM1_braidedBB1_025	w=6.0	h=6.0
817	ESM1_braidedBB1_0024	NSM1_braidedBB1_025	NSM1_braidedBB1_026	w=6.0	h=6.0
818	ESM1_braidedBB2_0120	NSM1_braidedBB2_091	NSM1_braidedBB2_092	w=6.0	h=6.0
819	ESM1_braidedBB2_0121	NSM1_braidedBB2_092	NSM1_braidedBB2_093	w=6.0	h=6.0
820	ESM1_braidedBB2_0122	NSM1_braidedBB2_093	NSM1_braidedBB2_094	w=6.0	h=6.0
821	ESM1_braidedBB2_0123	NSM1_braidedBB2_094	NSM1_braidedBB2_095	w=6.0	h=6.0
822	ESM1_braidedBB2_0124	NSM1_braidedBB2_095	NSM1_braidedBB2_	w=6.0	h=6.0
823	ESM1_braidedBB2_0090	NSM1_braidedBB2_070	NSM1_braidedBB2_071	w=6.0	h=6.0
824	ESM1_braidedBB2_0091	NSM1_braidedBB2_071	NSM1_braidedBB2_072	w=6.0	h=6.0
825	ESM1_braidedBB2_0092	NSM1_braidedBB2_072	NSM1_braidedBB2_073	w=6.0	h=6.0
826	ESM1_braidedBB2_0093	NSM1_braidedBB2_073	NSM1_braidedBB2_074	w=6.0	h=6.0
827	ESM1_braidedBB2_0094	NSM1_braidedBB2_074	NSM1_braidedBB2_075	w=6.0	h=6.0
828	ESM1_braidedBB2_0100	NSM1_braidedBB2_077	NSM1_braidedBB2_078	w=6.0	h=6.0
829	ESM1_braidedBB2_0101	NSM1_braidedBB2_078	NSM1_braidedBB2_079	w=6.0	h=6.0
830	ESM1_braidedBB2_0102	NSM1_braidedBB2_079	NSM1_braidedBB2_080	w=6.0	h=6.0
831	ESM1_braidedBB2_0103	NSM1_braidedBB2_080	NSM1_braidedBB2_081	w=6.0	h=6.0
832	ESM1_braidedBB2_0104	NSM1_braidedBB2_081	NSM1_braidedBB2_082	w=6.0	h=6.0
833	ESM1_braidedBB2_0110	NSM1_braidedBB2_084	NSM1_braidedBB2_085	w=6.0	h=6.0
834	ESM1_braidedBB2_0111	NSM1_braidedBB2_085	NSM1_braidedBB2_086	w=6.0	h=6.0
835	ESM1_braidedBB2_0112	NSM1_braidedBB2_086	NSM1_braidedBB2_087	w=6.0	h=6.0
836	ESM1_braidedBB2_0113	NSM1_braidedBB2_087	NSM1_braidedBB2_088	w=6.0	h=6.0
837	ESM1_braidedBB2_0114	NSM1_braidedBB2_088	NSM1_braidedBB2_089	w=6.0	h=6.0
838	ESM1_braidedBB2_0030	NSM1_braidedBB2_028	NSM1_braidedBB2_029	w=6.0	h=6.0
839	ESM1_braidedBB2_0031	NSM1_braidedBB2_029	NSM1_braidedBB2_030	w=6.0	h=6.0
840	ESM1_braidedBB2_0032	NSM1_braidedBB2_030	NSM1_braidedBB2_031	w=6.0	h=6.0
841	ESM1_braidedBB2_0033	NSM1_braidedBB2_031	NSM1_braidedBB2_032	w=6.0	h=6.0
842	ESM1_braidedBB2_0034	NSM1_braidedBB2_032	NSM1_braidedBB2_033	w=6.0	h=6.0
843	ESM1_braidedBB2_0040	NSM1_braidedBB2_035	NSM1_braidedBB2_036	w=6.0	h=6.0
844	ESM1_braidedBB2_0041	NSM1_braidedBB2_036	NSM1_braidedBB2_037	w=6.0	h=6.0
845	ESM1_braidedBB2_0042	NSM1_braidedBB2_037	NSM1_braidedBB2_038	w=6.0	h=6.0
846	ESM1_braidedBB2_0043	NSM1_braidedBB2_038	NSM1_braidedBB2_039	w=6.0	h=6.0
847	ESM1_braidedBB2_0044	NSM1_braidedBB2_039	NSM1_braidedBB2_040	w=6.0	h=6.0
848	ESM1_braidedBB2_0050	NSM1_braidedBB2_042	NSM1_braidedBB2_043	w=6.0	h=6.0
849	ESM1_braidedBB2_0051	NSM1_braidedBB2_043	NSM1_braidedBB2_044	w=6.0	h=6.0
850	ESM1_braidedBB2_0052	NSM1_braidedBB2_044	NSM1_braidedBB2_045	w=6.0	h=6.0
851	ESM1_braidedBB2_0053	NSM1_braidedBB2_045	NSM1_braidedBB2_046	w=6.0	h=6.0
852	ESM1_braidedBB2_0054	NSM1_braidedBB2_046	NSM1_braidedBB2_047	w=6.0	h=6.0
853	ESM1_braidedBB2_0060	NSM1_braidedBB2_049	NSM1_braidedBB2_050	w=6.0	h=6.0
854	ESM1_braidedBB2_0061	NSM1_braidedBB2_050	NSM1_braidedBB2_051	w=6.0	h=6.0
855	ESM1_braidedBB2_0062	NSM1_braidedBB2_051	NSM1_braidedBB2_052	w=6.0	h=6.0
856	ESM1_braidedBB2_0063	NSM1_braidedBB2_052	NSM1_braidedBB2_053	w=6.0	h=6.0

857	ESM1_braidedBB2_0064	NSM1_braidedBB2_053	NSM1_braidedBB2_054	w=6.0	h=6.0
858	ESM1_braidedBB2_0070	NSM1_braidedBB2_056	NSM1_braidedBB2_057	w=6.0	h=6.0
859	ESM1_braidedBB2_0071	NSM1_braidedBB2_057	NSM1_braidedBB2_058	w=6.0	h=6.0
860	ESM1_braidedBB2_0072	NSM1_braidedBB2_058	NSM1_braidedBB2_059	w=6.0	h=6.0
861	ESM1_braidedBB2_0073	NSM1_braidedBB2_059	NSM1_braidedBB2_060	w=6.0	h=6.0
862	ESM1_braidedBB2_0074	NSM1_braidedBB2_060	NSM1_braidedBB2_061	w=6.0	h=6.0
863	ESM1_braidedBB2_0080	NSM1_braidedBB2_063	NSM1_braidedBB2_064	w=6.0	h=6.0
864	ESM1_braidedBB2_0081	NSM1_braidedBB2_064	NSM1_braidedBB2_065	w=6.0	h=6.0
865	ESM1_braidedBB2_0082	NSM1_braidedBB2_065	NSM1_braidedBB2_066	w=6.0	h=6.0
866	ESM1_braidedBB2_0083	NSM1_braidedBB2_066	NSM1_braidedBB2_067	w=6.0	h=6.0
867	ESM1_braidedBB2_0084	NSM1_braidedBB2_067	NSM1_braidedBB2_068	w=6.0	h=6.0
868	ESM1_braidedBB2_0010	NSM1_braidedBB2_014	NSM1_braidedBB2_015	w=6.0	h=6.0
869	ESM1_braidedBB2_0011	NSM1_braidedBB2_015	NSM1_braidedBB2_016	w=6.0	h=6.0
870	ESM1_braidedBB2_0012	NSM1_braidedBB2_016	NSM1_braidedBB2_017	w=6.0	h=6.0
871	ESM1_braidedBB2_0013	NSM1_braidedBB2_017	NSM1_braidedBB2_018	w=6.0	h=6.0
872	ESM1_braidedBB2_0014	NSM1_braidedBB2_018	NSM1_braidedBB2_019	w=6.0	h=6.0
873	ESM1_braidedBB2_0020	NSM1_braidedBB2_021	NSM1_braidedBB2_022	w=6.0	h=6.0
874	ESM1_braidedBB2_0021	NSM1_braidedBB2_022	NSM1_braidedBB2_023	w=6.0	h=6.0
875	ESM1_braidedBB2_0022	NSM1_braidedBB2_023	NSM1_braidedBB2_024	w=6.0	h=6.0
876	ESM1_braidedBB2_0023	NSM1_braidedBB2_024	NSM1_braidedBB2_025	w=6.0	h=6.0
877	ESM1_braidedBB2_0024	NSM1_braidedBB2_025	NSM1_braidedBB2_026	w=6.0	h=6.0
878	ESM1_braidedBB3_0110	NSM1_braidedBB3_090	NSM1_braidedBB3_091	w=6.0	h=6.0
879	ESM1_braidedBB3_0111	NSM1_braidedBB3_091	NSM1_braidedBB3_092	w=6.0	h=6.0
880	ESM1_braidedBB3_0112	NSM1_braidedBB3_092	NSM1_braidedBB3_093	w=6.0	h=6.0
881	ESM1_braidedBB3_0113	NSM1_braidedBB3_093	NSM1_braidedBB3_094	w=6.0	h=6.0
882	ESM1_braidedBB3_0114	NSM1_braidedBB3_094	NSM1_braidedBB3_095	w=6.0	h=6.0
883	ESM1_braidedBB3_0080	NSM1_braidedBB3_069	NSM1_braidedBB3_070	w=6.0	h=6.0
884	ESM1_braidedBB3_0081	NSM1_braidedBB3_070	NSM1_braidedBB3_071	w=6.0	h=6.0
885	ESM1_braidedBB3_0082	NSM1_braidedBB3_071	NSM1_braidedBB3_072	w=6.0	h=6.0
886	ESM1_braidedBB3_0083	NSM1_braidedBB3_072	NSM1_braidedBB3_073	w=6.0	h=6.0
887	ESM1_braidedBB3_0084	NSM1_braidedBB3_073	NSM1_braidedBB3_074	w=6.0	h=6.0
888	ESM1_braidedBB3_0090	NSM1_braidedBB3_076	NSM1_braidedBB3_077	w=6.0	h=6.0
889	ESM1_braidedBB3_0091	NSM1_braidedBB3_077	NSM1_braidedBB3_078	w=6.0	h=6.0
890	ESM1_braidedBB3_0092	NSM1_braidedBB3_078	NSM1_braidedBB3_079	w=6.0	h=6.0
891	ESM1_braidedBB3_0093	NSM1_braidedBB3_079	NSM1_braidedBB3_080	w=6.0	h=6.0
892	ESM1_braidedBB3_0094	NSM1_braidedBB3_080	NSM1_braidedBB3_081	w=6.0	h=6.0
893	ESM1_braidedBB3_0100	NSM1_braidedBB3_083	NSM1_braidedBB3_084	w=6.0	h=6.0
894	ESM1_braidedBB3_0101	NSM1_braidedBB3_084	NSM1_braidedBB3_085	w=6.0	h=6.0
895	ESM1_braidedBB3_0102	NSM1_braidedBB3_085	NSM1_braidedBB3_086	w=6.0	h=6.0
896	ESM1_braidedBB3_0103	NSM1_braidedBB3_086	NSM1_braidedBB3_087	w=6.0	h=6.0
897	ESM1_braidedBB3_0104	NSM1_braidedBB3_087	NSM1_braidedBB3_088	w=6.0	h=6.0
898	ESM1_braidedBB3_0020	NSM1_braidedBB3_027	NSM1_braidedBB3_028	w=6.0	h=6.0
899	ESM1_braidedBB3_0021	NSM1_braidedBB3_028	NSM1_braidedBB3_029	w=6.0	h=6.0
900	ESM1_braidedBB3_0022	NSM1_braidedBB3_029	NSM1_braidedBB3_030	w=6.0	h=6.0
901	ESM1_braidedBB3_0023	NSM1_braidedBB3_030	NSM1_braidedBB3_031	w=6.0	h=6.0
902	ESM1_braidedBB3_0024	NSM1_braidedBB3_031	NSM1_braidedBB3_032	w=6.0	h=6.0
903	ESM1_braidedBB3_0030	NSM1_braidedBB3_034	NSM1_braidedBB3_035	w=6.0	h=6.0
904	ESM1_braidedBB3_0031	NSM1_braidedBB3_035	NSM1_braidedBB3_036	w=6.0	h=6.0
905	ESM1_braidedBB3_0032	NSM1_braidedBB3_036	NSM1_braidedBB3_037	w=6.0	h=6.0
906	ESM1_braidedBB3_0033	NSM1_braidedBB3_037	NSM1_braidedBB3_038	w=6.0	h=6.0
907	ESM1_braidedBB3_0034	NSM1_braidedBB3_038	NSM1_braidedBB3_039	w=6.0	h=6.0
908	ESM1_braidedBB3_0040	NSM1_braidedBB3_041	NSM1_braidedBB3_042	w=6.0	h=6.0
909	ESM1_braidedBB3_0041	NSM1_braidedBB3_042	NSM1_braidedBB3_043	w=6.0	h=6.0
910	ESM1_braidedBB3_0042	NSM1_braidedBB3_043	NSM1_braidedBB3_044	w=6.0	h=6.0
911	ESM1_braidedBB3_0043	NSM1_braidedBB3_044	NSM1_braidedBB3_045	w=6.0	h=6.0
912	ESM1_braidedBB3_0044	NSM1_braidedBB3_045	NSM1_braidedBB3_046	w=6.0	h=6.0
913	ESM1_braidedBB3_0050	NSM1_braidedBB3_048	NSM1_braidedBB3_049	w=6.0	h=6.0
914	ESM1_braidedBB3_0051	NSM1_braidedBB3_049	NSM1_braidedBB3_050	w=6.0	h=6.0

```
915 ESM1_braidedBB3_0052 NSM1_braidedBB3_050 NSM1_braidedBB3_051 w=6.0 h=6.0
916 ESM1_braidedBB3_0053 NSM1_braidedBB3_051 NSM1_braidedBB3_052 w=6.0 h=6.0
917 ESM1_braidedBB3_0054 NSM1_braidedBB3_052 NSM1_braidedBB3_053 w=6.0 h=6.0
918 ESM1_braidedBB3_0060 NSM1_braidedBB3_055 NSM1_braidedBB3_056 w=6.0 h=6.0
919 ESM1_braidedBB3_0061 NSM1_braidedBB3_056 NSM1_braidedBB3_057 w=6.0 h=6.0
920 ESM1_braidedBB3_0062 NSM1_braidedBB3_057 NSM1_braidedBB3_058 w=6.0 h=6.0
921 ESM1_braidedBB3_0063 NSM1_braidedBB3_058 NSM1_braidedBB3_059 w=6.0 h=6.0
922 ESM1_braidedBB3_0064 NSM1_braidedBB3_059 NSM1_braidedBB3_060 w=6.0 h=6.0
923 ESM1_braidedBB3_0070 NSM1_braidedBB3_062 NSM1_braidedBB3_063 w=6.0 h=6.0
924 ESM1_braidedBB3_0071 NSM1_braidedBB3_063 NSM1_braidedBB3_064 w=6.0 h=6.0
925 ESM1_braidedBB3_0072 NSM1_braidedBB3_064 NSM1_braidedBB3_065 w=6.0 h=6.0
926 ESM1_braidedBB3_0073 NSM1_braidedBB3_065 NSM1_braidedBB3_066 w=6.0 h=6.0
927 ESM1_braidedBB3_0074 NSM1_braidedBB3_066 NSM1_braidedBB3_067 w=6.0 h=6.0
928 ESM1_braidedBB3_0 NSM1_braidedBB3_013 NSM1_braidedBB3_014 w=6.0 h=6.0
929 ESM1_braidedBB3_1 NSM1_braidedBB3_014 NSM1_braidedBB3_015 w=6.0 h=6.0
930 ESM1_braidedBB3_2 NSM1_braidedBB3_015 NSM1_braidedBB3_016 w=6.0 h=6.0
931 ESM1_braidedBB3_3 NSM1_braidedBB3_016 NSM1_braidedBB3_017 w=6.0 h=6.0
932 ESM1_braidedBB3_4 NSM1_braidedBB3_017 NSM1_braidedBB3_018 w=6.0 h=6.0
933 ESM1_braidedBB3_0010 NSM1_braidedBB3_020 NSM1_braidedBB3_021 w=6.0 h=6.0
934 ESM1_braidedBB3_0011 NSM1_braidedBB3_021 NSM1_braidedBB3_022 w=6.0 h=6.0
935 ESM1_braidedBB3_0012 NSM1_braidedBB3_022 NSM1_braidedBB3_023 w=6.0 h=6.0
936 ESM1_braidedBB3_0013 NSM1_braidedBB3_023 NSM1_braidedBB3_024 w=6.0 h=6.0
937 ESM1_braidedBB3_0014 NSM1_braidedBB3_024 NSM1_braidedBB3_025 w=6.0 h=6.0
938 Eoutput_busbar0 NFHNode444 NFHNode443 w=20.0 h=20.0
939 Eoutput_busbar0010 NFHNode447 NFHNode450 w=20.0 h=20.0
940 Eoutput_busbar0011 NFHNode450 NFHNode446 w=20.0 h=20.0
941 EDC+terminal0010 NFHNode453 NFHNode452 w=3.0 h=30.0
942 EDC+terminal0 NFHNode455 NFHNode454 w=30.0 h=3.0
943 EDC+terminal0020 NFHNode457 NFHNode456 w=3.0 h=30.0
944 EDC+terminal0030 NFHNode459 NFHNode458 w=30.0 h=3.0
945 EDC+terminal0040 NFHNode461 NFHNode460 w=3.0 h=30.0
946 EDC+terminal0050 NFHNode463 NFHNode462 w=30.0 h=3.0
947 EDC+terminal0060 NFHNode465 NFHNode464 w=3.0 h=30.0
948 EDC+terminal0070 NFHNode467 NFHNode466 w=30.0 h=3.0
949 EDC+terminal0080 NFHNode469 NFHNode468 w=3.0 h=30.0
950 EDC+terminal0090 NFHNode471 NFHNode470 w=30.0 h=3.0
951 ESM1-terminal0010 NFHNode473 NFHNode472 w=3.0 h=30.0
952 ESM1-terminal0020 NFHNode475 NFHNode474 w=30.0 h=3.0
953 ESM1-terminal0030 NFHNode477 NFHNode476 w=3.0 h=30.0
954 ESM1-terminal0040 NFHNode479 NFHNode478 w=30.0 h=3.0
955 ESM1-terminal0080 NFHNode481 NFHNode480 w=3.0 h=30.0
956 ESM1-terminal0070 NFHNode483 NFHNode482 w=30.0 h=3.0
957 ESM1-terminal0060 NFHNode485 NFHNode484 w=3.0 h=30.0
958 ESM1-terminal0050 NFHNode487 NFHNode486 w=30.0 h=3.0
959 ESM1-terminal0100 NFHNode489 NFHNode488 w=3.0 h=30.0
960 ESM1-terminal0090 NFHNode491 NFHNode490 w=30.0 h=3.0
961 EDC+terminal0100 NFHNode519 NFHNode518 w=3.0 h=30.0
962 EDC+terminal0110 NFHNode521 NFHNode520 w=30.0 h=3.0
963 EDC+terminal0120 NFHNode523 NFHNode522 w=3.0 h=30.0
964 EDC+terminal0130 NFHNode525 NFHNode524 w=30.0 h=3.0
965 EDC+terminal0140 NFHNode527 NFHNode526 w=3.0 h=30.0
966 EDC+terminal0150 NFHNode529 NFHNode528 w=30.0 h=3.0
967 EDC+terminal0160 NFHNode531 NFHNode530 w=3.0 h=30.0
968 EDC+terminal0170 NFHNode533 NFHNode532 w=30.0 h=3.0
969 EDC+terminal0180 NFHNode535 NFHNode534 w=3.0 h=30.0
970 EDC+terminal0190 NFHNode537 NFHNode536 w=30.0 h=3.0
971 ESM1-terminal0110 NFHNode539 NFHNode538 w=3.0 h=30.0
972 ESM1-terminal0120 NFHNode541 NFHNode540 w=30.0 h=3.0
```

973	ESM1-terminal0130	NFHNode543	NFHNode542	w=3.0	h=30.0
974	ESM1-terminal0140	NFHNode545	NFHNode544	w=30.0	h=3.0
975	ESM1-terminal0150	NFHNode547	NFHNode546	w=3.0	h=30.0
976	ESM1-terminal0160	NFHNode549	NFHNode548	w=30.0	h=3.0
977	ESM1-terminal0170	NFHNode551	NFHNode550	w=3.0	h=30.0
978	ESM1-terminal0180	NFHNode553	NFHNode552	w=30.0	h=3.0
979	ESM1-terminal0190	NFHNode555	NFHNode554	w=3.0	h=30.0
980	ESM1-terminal0200	NFHNode557	NFHNode556	w=30.0	h=3.0
981	ESM3_braidedBB1_0110	NSM3_braidedBB1_090	NSM3_braidedBB1_091	w=6.0	h=6.0
982	ESM3_braidedBB1_0111	NSM3_braidedBB1_091	NSM3_braidedBB1_092	w=6.0	h=6.0
983	ESM3_braidedBB1_0112	NSM3_braidedBB1_092	NSM3_braidedBB1_093	w=6.0	h=6.0
984	ESM3_braidedBB1_0113	NSM3_braidedBB1_093	NSM3_braidedBB1_094	w=6.0	h=6.0
985	ESM3_braidedBB1_0114	NSM3_braidedBB1_094	NSM3_braidedBB1_095	w=6.0	h=6.0
986	ESM3_braidedBB1_0080	NSM3_braidedBB1_069	NSM3_braidedBB1_070	w=6.0	h=6.0
987	ESM3_braidedBB1_0081	NSM3_braidedBB1_070	NSM3_braidedBB1_071	w=6.0	h=6.0
988	ESM3_braidedBB1_0082	NSM3_braidedBB1_071	NSM3_braidedBB1_072	w=6.0	h=6.0
989	ESM3_braidedBB1_0083	NSM3_braidedBB1_072	NSM3_braidedBB1_073	w=6.0	h=6.0
990	ESM3_braidedBB1_0084	NSM3_braidedBB1_073	NSM3_braidedBB1_074	w=6.0	h=6.0
991	ESM3_braidedBB1_0090	NSM3_braidedBB1_076	NSM3_braidedBB1_077	w=6.0	h=6.0
992	ESM3_braidedBB1_0091	NSM3_braidedBB1_077	NSM3_braidedBB1_078	w=6.0	h=6.0
993	ESM3_braidedBB1_0092	NSM3_braidedBB1_078	NSM3_braidedBB1_079	w=6.0	h=6.0
994	ESM3_braidedBB1_0093	NSM3_braidedBB1_079	NSM3_braidedBB1_080	w=6.0	h=6.0
995	ESM3_braidedBB1_0094	NSM3_braidedBB1_080	NSM3_braidedBB1_081	w=6.0	h=6.0
996	ESM3_braidedBB1_0100	NSM3_braidedBB1_083	NSM3_braidedBB1_084	w=6.0	h=6.0
997	ESM3_braidedBB1_0101	NSM3_braidedBB1_084	NSM3_braidedBB1_085	w=6.0	h=6.0
998	ESM3_braidedBB1_0102	NSM3_braidedBB1_085	NSM3_braidedBB1_086	w=6.0	h=6.0
999	ESM3_braidedBB1_0103	NSM3_braidedBB1_086	NSM3_braidedBB1_087	w=6.0	h=6.0
1000	ESM3_braidedBB1_0104	NSM3_braidedBB1_087	NSM3_braidedBB1_088	w=6.0	h=6.0
1001	ESM3_braidedBB1_0020	NSM3_braidedBB1_027	NSM3_braidedBB1_028	w=6.0	h=6.0
1002	ESM3_braidedBB1_0021	NSM3_braidedBB1_028	NSM3_braidedBB1_029	w=6.0	h=6.0
1003	ESM3_braidedBB1_0022	NSM3_braidedBB1_029	NSM3_braidedBB1_030	w=6.0	h=6.0
1004	ESM3_braidedBB1_0023	NSM3_braidedBB1_030	NSM3_braidedBB1_031	w=6.0	h=6.0
1005	ESM3_braidedBB1_0024	NSM3_braidedBB1_031	NSM3_braidedBB1_032	w=6.0	h=6.0
1006	ESM3_braidedBB1_0030	NSM3_braidedBB1_034	NSM3_braidedBB1_035	w=6.0	h=6.0
1007	ESM3_braidedBB1_0031	NSM3_braidedBB1_035	NSM3_braidedBB1_036	w=6.0	h=6.0
1008	ESM3_braidedBB1_0032	NSM3_braidedBB1_036	NSM3_braidedBB1_037	w=6.0	h=6.0
1009	ESM3_braidedBB1_0033	NSM3_braidedBB1_037	NSM3_braidedBB1_038	w=6.0	h=6.0
1010	ESM3_braidedBB1_0034	NSM3_braidedBB1_038	NSM3_braidedBB1_039	w=6.0	h=6.0
1011	ESM3_braidedBB1_0040	NSM3_braidedBB1_041	NSM3_braidedBB1_042	w=6.0	h=6.0
1012	ESM3_braidedBB1_0041	NSM3_braidedBB1_042	NSM3_braidedBB1_043	w=6.0	h=6.0
1013	ESM3_braidedBB1_0042	NSM3_braidedBB1_043	NSM3_braidedBB1_044	w=6.0	h=6.0
1014	ESM3_braidedBB1_0043	NSM3_braidedBB1_044	NSM3_braidedBB1_045	w=6.0	h=6.0
1015	ESM3_braidedBB1_0044	NSM3_braidedBB1_045	NSM3_braidedBB1_046	w=6.0	h=6.0
1016	ESM3_braidedBB1_0050	NSM3_braidedBB1_048	NSM3_braidedBB1_049	w=6.0	h=6.0
1017	ESM3_braidedBB1_0051	NSM3_braidedBB1_049	NSM3_braidedBB1_050	w=6.0	h=6.0
1018	ESM3_braidedBB1_0052	NSM3_braidedBB1_050	NSM3_braidedBB1_051	w=6.0	h=6.0
1019	ESM3_braidedBB1_0053	NSM3_braidedBB1_051	NSM3_braidedBB1_052	w=6.0	h=6.0
1020	ESM3_braidedBB1_0054	NSM3_braidedBB1_052	NSM3_braidedBB1_053	w=6.0	h=6.0
1021	ESM3_braidedBB1_0060	NSM3_braidedBB1_055	NSM3_braidedBB1_056	w=6.0	h=6.0
1022	ESM3_braidedBB1_0061	NSM3_braidedBB1_056	NSM3_braidedBB1_057	w=6.0	h=6.0
1023	ESM3_braidedBB1_0062	NSM3_braidedBB1_057	NSM3_braidedBB1_058	w=6.0	h=6.0
1024	ESM3_braidedBB1_0063	NSM3_braidedBB1_058	NSM3_braidedBB1_059	w=6.0	h=6.0
1025	ESM3_braidedBB1_0064	NSM3_braidedBB1_059	NSM3_braidedBB1_060	w=6.0	h=6.0
1026	ESM3_braidedBB1_0070	NSM3_braidedBB1_062	NSM3_braidedBB1_063	w=6.0	h=6.0
1027	ESM3_braidedBB1_0071	NSM3_braidedBB1_063	NSM3_braidedBB1_064	w=6.0	h=6.0
1028	ESM3_braidedBB1_0072	NSM3_braidedBB1_064	NSM3_braidedBB1_065	w=6.0	h=6.0
1029	ESM3_braidedBB1_0073	NSM3_braidedBB1_065	NSM3_braidedBB1_066	w=6.0	h=6.0
1030	ESM3_braidedBB1_0074	NSM3_braidedBB1_066	NSM3_braidedBB1_067	w=6.0	h=6.0

```
1031 ESM3_braidedBB1_0 NSM3_braidedBB1_013 NSM3_braidedBB1_014 w=6.0 h=6.0
1032 ESM3_braidedBB1_1 NSM3_braidedBB1_014 NSM3_braidedBB1_015 w=6.0 h=6.0
1033 ESM3_braidedBB1_2 NSM3_braidedBB1_015 NSM3_braidedBB1_016 w=6.0 h=6.0
1034 ESM3_braidedBB1_3 NSM3_braidedBB1_016 NSM3_braidedBB1_017 w=6.0 h=6.0
1035 ESM3_braidedBB1_4 NSM3_braidedBB1_017 NSM3_braidedBB1_018 w=6.0 h=6.0
1036 ESM3_braidedBB1_0010 NSM3_braidedBB1_020 NSM3_braidedBB1_021 w=6.0 h=6.0
1037 ESM3_braidedBB1_0011 NSM3_braidedBB1_021 NSM3_braidedBB1_022 w=6.0 h=6.0
1038 ESM3_braidedBB1_0012 NSM3_braidedBB1_022 NSM3_braidedBB1_023 w=6.0 h=6.0
1039 ESM3_braidedBB1_0013 NSM3_braidedBB1_023 NSM3_braidedBB1_024 w=6.0 h=6.0
1040 ESM3_braidedBB1_0014 NSM3_braidedBB1_024 NSM3_braidedBB1_025 w=6.0 h=6.0
1041 ESM3_braidedBB2_0110 NSM3_braidedBB2_090 NSM3_braidedBB2_091 w=6.0 h=6.0
1042 ESM3_braidedBB2_0111 NSM3_braidedBB2_091 NSM3_braidedBB2_092 w=6.0 h=6.0
1043 ESM3_braidedBB2_0112 NSM3_braidedBB2_092 NSM3_braidedBB2_093 w=6.0 h=6.0
1044 ESM3_braidedBB2_0113 NSM3_braidedBB2_093 NSM3_braidedBB2_094 w=6.0 h=6.0
1045 ESM3_braidedBB2_0114 NSM3_braidedBB2_094 NSM3_braidedBB2_095 w=6.0 h=6.0
1046 ESM3_braidedBB2_0080 NSM3_braidedBB2_069 NSM3_braidedBB2_070 w=6.0 h=6.0
1047 ESM3_braidedBB2_0081 NSM3_braidedBB2_070 NSM3_braidedBB2_071 w=6.0 h=6.0
1048 ESM3_braidedBB2_0082 NSM3_braidedBB2_071 NSM3_braidedBB2_072 w=6.0 h=6.0
1049 ESM3_braidedBB2_0083 NSM3_braidedBB2_072 NSM3_braidedBB2_073 w=6.0 h=6.0
1050 ESM3_braidedBB2_0084 NSM3_braidedBB2_073 NSM3_braidedBB2_074 w=6.0 h=6.0
1051 ESM3_braidedBB2_0090 NSM3_braidedBB2_076 NSM3_braidedBB2_077 w=6.0 h=6.0
1052 ESM3_braidedBB2_0091 NSM3_braidedBB2_077 NSM3_braidedBB2_078 w=6.0 h=6.0
1053 ESM3_braidedBB2_0092 NSM3_braidedBB2_078 NSM3_braidedBB2_079 w=6.0 h=6.0
1054 ESM3_braidedBB2_0093 NSM3_braidedBB2_079 NSM3_braidedBB2_080 w=6.0 h=6.0
1055 ESM3_braidedBB2_0094 NSM3_braidedBB2_080 NSM3_braidedBB2_081 w=6.0 h=6.0
1056 ESM3_braidedBB2_0100 NSM3_braidedBB2_083 NSM3_braidedBB2_084 w=6.0 h=6.0
1057 ESM3_braidedBB2_0101 NSM3_braidedBB2_084 NSM3_braidedBB2_085 w=6.0 h=6.0
1058 ESM3_braidedBB2_0102 NSM3_braidedBB2_085 NSM3_braidedBB2_086 w=6.0 h=6.0
1059 ESM3_braidedBB2_0103 NSM3_braidedBB2_086 NSM3_braidedBB2_087 w=6.0 h=6.0
1060 ESM3_braidedBB2_0104 NSM3_braidedBB2_087 NSM3_braidedBB2_088 w=6.0 h=6.0
1061 ESM3_braidedBB2_0020 NSM3_braidedBB2_027 NSM3_braidedBB2_028 w=6.0 h=6.0
1062 ESM3_braidedBB2_0021 NSM3_braidedBB2_028 NSM3_braidedBB2_029 w=6.0 h=6.0
1063 ESM3_braidedBB2_0022 NSM3_braidedBB2_029 NSM3_braidedBB2_030 w=6.0 h=6.0
1064 ESM3_braidedBB2_0023 NSM3_braidedBB2_030 NSM3_braidedBB2_031 w=6.0 h=6.0
1065 ESM3_braidedBB2_0024 NSM3_braidedBB2_031 NSM3_braidedBB2_032 w=6.0 h=6.0
1066 ESM3_braidedBB2_0030 NSM3_braidedBB2_034 NSM3_braidedBB2_035 w=6.0 h=6.0
1067 ESM3_braidedBB2_0031 NSM3_braidedBB2_035 NSM3_braidedBB2_036 w=6.0 h=6.0
1068 ESM3_braidedBB2_0032 NSM3_braidedBB2_036 NSM3_braidedBB2_037 w=6.0 h=6.0
1069 ESM3_braidedBB2_0033 NSM3_braidedBB2_037 NSM3_braidedBB2_038 w=6.0 h=6.0
1070 ESM3_braidedBB2_0034 NSM3_braidedBB2_038 NSM3_braidedBB2_039 w=6.0 h=6.0
1071 ESM3_braidedBB2_0040 NSM3_braidedBB2_041 NSM3_braidedBB2_042 w=6.0 h=6.0
1072 ESM3_braidedBB2_0041 NSM3_braidedBB2_042 NSM3_braidedBB2_043 w=6.0 h=6.0
1073 ESM3_braidedBB2_0042 NSM3_braidedBB2_043 NSM3_braidedBB2_044 w=6.0 h=6.0
1074 ESM3_braidedBB2_0043 NSM3_braidedBB2_044 NSM3_braidedBB2_045 w=6.0 h=6.0
1075 ESM3_braidedBB2_0044 NSM3_braidedBB2_045 NSM3_braidedBB2_046 w=6.0 h=6.0
1076 ESM3_braidedBB2_0050 NSM3_braidedBB2_048 NSM3_braidedBB2_049 w=6.0 h=6.0
1077 ESM3_braidedBB2_0051 NSM3_braidedBB2_049 NSM3_braidedBB2_050 w=6.0 h=6.0
1078 ESM3_braidedBB2_0052 NSM3_braidedBB2_050 NSM3_braidedBB2_051 w=6.0 h=6.0
1079 ESM3_braidedBB2_0053 NSM3_braidedBB2_051 NSM3_braidedBB2_052 w=6.0 h=6.0
1080 ESM3_braidedBB2_0054 NSM3_braidedBB2_052 NSM3_braidedBB2_053 w=6.0 h=6.0
1081 ESM3_braidedBB2_0060 NSM3_braidedBB2_055 NSM3_braidedBB2_056 w=6.0 h=6.0
1082 ESM3_braidedBB2_0061 NSM3_braidedBB2_056 NSM3_braidedBB2_057 w=6.0 h=6.0
1083 ESM3_braidedBB2_0062 NSM3_braidedBB2_057 NSM3_braidedBB2_058 w=6.0 h=6.0
1084 ESM3_braidedBB2_0063 NSM3_braidedBB2_058 NSM3_braidedBB2_059 w=6.0 h=6.0
1085 ESM3_braidedBB2_0064 NSM3_braidedBB2_059 NSM3_braidedBB2_060 w=6.0 h=6.0
1086 ESM3_braidedBB2_0070 NSM3_braidedBB2_062 NSM3_braidedBB2_063 w=6.0 h=6.0
1087 ESM3_braidedBB2_0071 NSM3_braidedBB2_063 NSM3_braidedBB2_064 w=6.0 h=6.0
1088 ESM3_braidedBB2_0072 NSM3_braidedBB2_064 NSM3_braidedBB2_065 w=6.0 h=6.0
```

1089	ESM3_braidedBB2_0073	NSM3_braidedBB2_065	NSM3_braidedBB2_066	w=6.0	h=6.0
1090	ESM3_braidedBB2_0074	NSM3_braidedBB2_066	NSM3_braidedBB2_067	w=6.0	h=6.0
1091	ESM3_braidedBB2_0	NSM3_braidedBB2_013	NSM3_braidedBB2_014	w=6.0	h=6.0
1092	ESM3_braidedBB2_1	NSM3_braidedBB2_014	NSM3_braidedBB2_015	w=6.0	h=6.0
1093	ESM3_braidedBB2_2	NSM3_braidedBB2_015	NSM3_braidedBB2_016	w=6.0	h=6.0
1094	ESM3_braidedBB2_3	NSM3_braidedBB2_016	NSM3_braidedBB2_017	w=6.0	h=6.0
1095	ESM3_braidedBB2_4	NSM3_braidedBB2_017	NSM3_braidedBB2_018	w=6.0	h=6.0
1096	ESM3_braidedBB2_0010	NSM3_braidedBB2_020	NSM3_braidedBB2_021	w=6.0	h=6.0
1097	ESM3_braidedBB2_0011	NSM3_braidedBB2_021	NSM3_braidedBB2_022	w=6.0	h=6.0
1098	ESM3_braidedBB2_0012	NSM3_braidedBB2_022	NSM3_braidedBB2_023	w=6.0	h=6.0
1099	ESM3_braidedBB2_0013	NSM3_braidedBB2_023	NSM3_braidedBB2_024	w=6.0	h=6.0
1100	ESM3_braidedBB2_0014	NSM3_braidedBB2_024	NSM3_braidedBB2_025	w=6.0	h=6.0
1101	ESM3_braidedBB3_0110	NSM3_braidedBB3_090	NSM3_braidedBB3_091	w=6.0	h=6.0
1102	ESM3_braidedBB3_0111	NSM3_braidedBB3_091	NSM3_braidedBB3_092	w=6.0	h=6.0
1103	ESM3_braidedBB3_0112	NSM3_braidedBB3_092	NSM3_braidedBB3_093	w=6.0	h=6.0
1104	ESM3_braidedBB3_0113	NSM3_braidedBB3_093	NSM3_braidedBB3_094	w=6.0	h=6.0
1105	ESM3_braidedBB3_0114	NSM3_braidedBB3_094	NSM3_braidedBB3_095	w=6.0	h=6.0
1106	ESM3_braidedBB3_0080	NSM3_braidedBB3_069	NSM3_braidedBB3_070	w=6.0	h=6.0
1107	ESM3_braidedBB3_0081	NSM3_braidedBB3_070	NSM3_braidedBB3_071	w=6.0	h=6.0
1108	ESM3_braidedBB3_0082	NSM3_braidedBB3_071	NSM3_braidedBB3_072	w=6.0	h=6.0
1109	ESM3_braidedBB3_0083	NSM3_braidedBB3_072	NSM3_braidedBB3_073	w=6.0	h=6.0
1110	ESM3_braidedBB3_0084	NSM3_braidedBB3_073	NSM3_braidedBB3_074	w=6.0	h=6.0
1111	ESM3_braidedBB3_0090	NSM3_braidedBB3_076	NSM3_braidedBB3_077	w=6.0	h=6.0
1112	ESM3_braidedBB3_0091	NSM3_braidedBB3_077	NSM3_braidedBB3_078	w=6.0	h=6.0
1113	ESM3_braidedBB3_0092	NSM3_braidedBB3_078	NSM3_braidedBB3_079	w=6.0	h=6.0
1114	ESM3_braidedBB3_0093	NSM3_braidedBB3_079	NSM3_braidedBB3_080	w=6.0	h=6.0
1115	ESM3_braidedBB3_0094	NSM3_braidedBB3_080	NSM3_braidedBB3_081	w=6.0	h=6.0
1116	ESM3_braidedBB3_0100	NSM3_braidedBB3_083	NSM3_braidedBB3_084	w=6.0	h=6.0
1117	ESM3_braidedBB3_0101	NSM3_braidedBB3_084	NSM3_braidedBB3_085	w=6.0	h=6.0
1118	ESM3_braidedBB3_0102	NSM3_braidedBB3_085	NSM3_braidedBB3_086	w=6.0	h=6.0
1119	ESM3_braidedBB3_0103	NSM3_braidedBB3_086	NSM3_braidedBB3_087	w=6.0	h=6.0
1120	ESM3_braidedBB3_0104	NSM3_braidedBB3_087	NSM3_braidedBB3_088	w=6.0	h=6.0
1121	ESM3_braidedBB3_0020	NSM3_braidedBB3_027	NSM3_braidedBB3_028	w=6.0	h=6.0
1122	ESM3_braidedBB3_0021	NSM3_braidedBB3_028	NSM3_braidedBB3_029	w=6.0	h=6.0
1123	ESM3_braidedBB3_0022	NSM3_braidedBB3_029	NSM3_braidedBB3_030	w=6.0	h=6.0
1124	ESM3_braidedBB3_0023	NSM3_braidedBB3_030	NSM3_braidedBB3_031	w=6.0	h=6.0
1125	ESM3_braidedBB3_0024	NSM3_braidedBB3_031	NSM3_braidedBB3_032	w=6.0	h=6.0
1126	ESM3_braidedBB3_0030	NSM3_braidedBB3_034	NSM3_braidedBB3_035	w=6.0	h=6.0
1127	ESM3_braidedBB3_0031	NSM3_braidedBB3_035	NSM3_braidedBB3_036	w=6.0	h=6.0
1128	ESM3_braidedBB3_0032	NSM3_braidedBB3_036	NSM3_braidedBB3_037	w=6.0	h=6.0
1129	ESM3_braidedBB3_0033	NSM3_braidedBB3_037	NSM3_braidedBB3_038	w=6.0	h=6.0
1130	ESM3_braidedBB3_0034	NSM3_braidedBB3_038	NSM3_braidedBB3_039	w=6.0	h=6.0
1131	ESM3_braidedBB3_0040	NSM3_braidedBB3_041	NSM3_braidedBB3_042	w=6.0	h=6.0
1132	ESM3_braidedBB3_0041	NSM3_braidedBB3_042	NSM3_braidedBB3_043	w=6.0	h=6.0
1133	ESM3_braidedBB3_0042	NSM3_braidedBB3_043	NSM3_braidedBB3_044	w=6.0	h=6.0
1134	ESM3_braidedBB3_0043	NSM3_braidedBB3_044	NSM3_braidedBB3_045	w=6.0	h=6.0
1135	ESM3_braidedBB3_0044	NSM3_braidedBB3_045	NSM3_braidedBB3_046	w=6.0	h=6.0
1136	ESM3_braidedBB3_0050	NSM3_braidedBB3_048	NSM3_braidedBB3_049	w=6.0	h=6.0
1137	ESM3_braidedBB3_0051	NSM3_braidedBB3_049	NSM3_braidedBB3_050	w=6.0	h=6.0
1138	ESM3_braidedBB3_0052	NSM3_braidedBB3_050	NSM3_braidedBB3_051	w=6.0	h=6.0
1139	ESM3_braidedBB3_0053	NSM3_braidedBB3_051	NSM3_braidedBB3_052	w=6.0	h=6.0
1140	ESM3_braidedBB3_0054	NSM3_braidedBB3_052	NSM3_braidedBB3_053	w=6.0	h=6.0
1141	ESM3_braidedBB3_0060	NSM3_braidedBB3_055	NSM3_braidedBB3_056	w=6.0	h=6.0
1142	ESM3_braidedBB3_0061	NSM3_braidedBB3_056	NSM3_braidedBB3_057	w=6.0	h=6.0
1143	ESM3_braidedBB3_0062	NSM3_braidedBB3_057	NSM3_braidedBB3_058	w=6.0	h=6.0
1144	ESM3_braidedBB3_0063	NSM3_braidedBB3_058	NSM3_braidedBB3_059	w=6.0	h=6.0
1145	ESM3_braidedBB3_0064	NSM3_braidedBB3_059	NSM3_braidedBB3_060	w=6.0	h=6.0
1146	ESM3_braidedBB3_0070	NSM3_braidedBB3_062	NSM3_braidedBB3_063	w=6.0	h=6.0


```

1147 ESM3_braidedBB3_0071 NSM3_braidedBB3_063 NSM3_braidedBB3_064 w=6.0 h=6.0
1148 ESM3_braidedBB3_0072 NSM3_braidedBB3_064 NSM3_braidedBB3_065 w=6.0 h=6.0
1149 ESM3_braidedBB3_0073 NSM3_braidedBB3_065 NSM3_braidedBB3_066 w=6.0 h=6.0
1150 ESM3_braidedBB3_0074 NSM3_braidedBB3_066 NSM3_braidedBB3_067 w=6.0 h=6.0
1151 ESM3_braidedBB3_0 NSM3_braidedBB3_013 NSM3_braidedBB3_014 w=6.0 h=6.0
1152 ESM3_braidedBB3_1 NSM3_braidedBB3_014 NSM3_braidedBB3_015 w=6.0 h=6.0
1153 ESM3_braidedBB3_2 NSM3_braidedBB3_015 NSM3_braidedBB3_016 w=6.0 h=6.0
1154 ESM3_braidedBB3_3 NSM3_braidedBB3_016 NSM3_braidedBB3_017 w=6.0 h=6.0
1155 ESM3_braidedBB3_4 NSM3_braidedBB3_017 NSM3_braidedBB3_018 w=6.0 h=6.0
1156 ESM3_braidedBB3_0010 NSM3_braidedBB3_020 NSM3_braidedBB3_021 w=6.0 h=6.0
1157 ESM3_braidedBB3_0011 NSM3_braidedBB3_021 NSM3_braidedBB3_022 w=6.0 h=6.0
1158 ESM3_braidedBB3_0012 NSM3_braidedBB3_022 NSM3_braidedBB3_023 w=6.0 h=6.0
1159 ESM3_braidedBB3_0013 NSM3_braidedBB3_023 NSM3_braidedBB3_024 w=6.0 h=6.0
1160 ESM3_braidedBB3_0014 NSM3_braidedBB3_024 NSM3_braidedBB3_025 w=6.0 h=6.0
1161 Eoutput_busbar0020 NFHNode813 NFHNode812 w=20.0 h=20.0
1162 Eoutput_busbar0030 NFHNode815 NFHNode816 w=20.0 h=20.0
1163 Eoutput_busbar0031 NFHNode816 NFHNode814 w=20.0 h=20.0
1164
1165 * Planes
1166 GSM1-plane x1=-375.5 y1=477.5 z1=30.499999999999999 x2=-375.5 y2=25.5 ...
    ↪ z2=30.499999999999999
1167 +         x3=-375.5 y3=25.5 z3=142.6
1168 +         thick=3.0 seg1=15 seg2=7
1169 +         NSM1_IGBTinterface (-374.0,444.0,137.599999999999994)
1170 +         NSM1_IGBTinterface001p ...
    ↪ (-374.0,397.999999999999994,137.59999999999999)
1171 +         NSM1_IGBTinterface002p (-374.0,331.0,137.59999999999999)
1172 +         NSM1_IGBTinterface003p ...
    ↪ (-374.000000000000006,285.0,137.59999999999988)
1173 +         NSM1_IGBTinterface004p ...
    ↪ (-374.000000000000006,218.000000000000006,137.59999999999988)
1174 +         NSM1_IGBTinterface005p ...
    ↪ (-374.000000000000006,172.000000000000006,137.59999999999988)
1175 +         NSM1_IGBTinterface006p ...
    ↪ (-374.000000000000006,105.000000000000006,137.59999999999985)
1176 +         NSM1_IGBTinterface007p ...
    ↪ (-374.000000000000006,59.000000000000006,137.59999999999985)
1177 +         NSM1_DCinterfacep ...
    ↪ (-375.500000000000006,35.500000000000006,30.499999999999876)
1178 +         NSM1_DCinterface001p ...
    ↪ (-375.500000000000006,131.500000000000006,30.499999999999826)
1179 +         NSM1_DCinterface002p (-375.5,419.5,30.499999999999908)
1180 +         NSM1_DCinterface003p (-375.5,323.5,30.499999999999988)
1181 +         NSM1_DCinterface004p ...
    ↪ (-375.5,227.500000000000003,30.499999999999854)
1182 +         hole circle (-374.0,444.000000000000017,108.1,15.0)
1183 +         hole circle (-374.0,398.000000000000001,108.09999999999998,15.0)
1184 +         hole circle (-374.0,331.000000000000001,108.09999999999998,15.0)
1185 +         hole circle ...
    ↪ (-374.000000000000006,285.000000000000001,108.09999999999997,15.0)
1186 +         hole circle ...
    ↪ (-374.000000000000006,218.000000000000001,108.09999999999997,15.0)
1187 +         hole circle ...
    ↪ (-374.000000000000006,172.000000000000006,108.09999999999997,15.0)
1188 +         hole circle ...
    ↪ (-374.000000000000006,105.000000000000006,108.09999999999995,15.0)
1189 +         hole circle ...
    ↪ (-374.000000000000006,59.000000000000006,108.09999999999995,15.0)

```

```

1190
1191 * Connecting internal plane nodes to actual nodes
1192 .equiv NSM1-_IGBTinterface NSM1-_IGBTinterfacep
1193 .equiv NSM1-_IGBTinterface001 NSM1-_IGBTinterface001p
1194 .equiv NSM1-_IGBTinterface002 NSM1-_IGBTinterface002p
1195 .equiv NSM1-_IGBTinterface003 NSM1-_IGBTinterface003p
1196 .equiv NSM1-_IGBTinterface004 NSM1-_IGBTinterface004p
1197 .equiv NSM1-_IGBTinterface005 NSM1-_IGBTinterface005p
1198 .equiv NSM1-_IGBTinterface006 NSM1-_IGBTinterface006p
1199 .equiv NSM1-_IGBTinterface007 NSM1-_IGBTinterface007p
1200 .equiv NSM1_DCinterface NSM1_DCinterfacep
1201 .equiv NSM1_DCinterface001 NSM1_DCinterface001p
1202 .equiv NSM1_DCinterface002 NSM1_DCinterface002p
1203 .equiv NSM1_DCinterface003 NSM1_DCinterface003p
1204 .equiv NSM1_DCinterface004 NSM1_DCinterface004p
1205
1206 GSM1+plane x1=-372.15 y1=477.5 z1=27.999999999999999 x2=-372.15 y2=25.5 ...
      ↪ z2=27.999999999999999
1207 +       x3=-372.15 y3=25.5 z3=113.1
1208 +       thick=3.0 seg1=15 seg2=5
1209 +       NSM1+_IGBTinterfacep ...
      ↪ (-370.65,444.00000000000006,108.09999999999997)
1210 +       NSM1+_IGBTinterface001p ...
      ↪ (-370.65,398.00000000000006,108.09999999999995)
1211 +       NSM1+_IGBTinterface002p (-370.65,331.0,108.09999999999995)
1212 +       NSM1+_IGBTinterface003p ...
      ↪ (-370.65000000000003,285.0,108.09999999999991)
1213 +       NSM1+_IGBTinterface004p ...
      ↪ (-370.65000000000003,218.00000000000006,108.09999999999991)
1214 +       NSM1+_IGBTinterface005p ...
      ↪ (-370.65000000000003,172.00000000000006,108.09999999999988)
1215 +       NSM1+_IGBTinterface006p ...
      ↪ (-370.65000000000003,105.00000000000006,108.09999999999987)
1216 +       NSM1+_IGBTinterface007p ...
      ↪ (-370.65000000000003,59.00000000000006,108.09999999999987)
1217 +       NDCinterface006p (-372.15,371.5,27.99999999999997)
1218 +       NDCinterface007p (-372.15,275.5,27.999999999999943)
1219 +       NDCinterface008p ...
      ↪ (-372.15000000000003,179.50000000000006,27.99999999999992)
1220 +       NDCinterface009p ...
      ↪ (-372.15000000000003,83.50000000000006,27.99999999999989)
1221 +       NDCinterface005p (-372.15,467.5,27.99999999999996)
1222
1223 * Connecting internal plane nodes to actual nodes
1224 .equiv NSM1+_IGBTinterface NSM1+_IGBTinterfacep
1225 .equiv NSM1+_IGBTinterface001 NSM1+_IGBTinterface001p
1226 .equiv NSM1+_IGBTinterface002 NSM1+_IGBTinterface002p
1227 .equiv NSM1+_IGBTinterface003 NSM1+_IGBTinterface003p
1228 .equiv NSM1+_IGBTinterface004 NSM1+_IGBTinterface004p
1229 .equiv NSM1+_IGBTinterface005 NSM1+_IGBTinterface005p
1230 .equiv NSM1+_IGBTinterface006 NSM1+_IGBTinterface006p
1231 .equiv NSM1+_IGBTinterface007 NSM1+_IGBTinterface007p
1232 .equiv NDCinterface006 NDCinterface006p
1233 .equiv NDCinterface007 NDCinterface007p
1234 .equiv NDCinterface008 NDCinterface008p
1235 .equiv NDCinterface009 NDCinterface009p
1236 .equiv NDCinterface005 NDCinterface005p
1237

```

```

1238 GFHPPlane002 x1=-411.65702315386 y1=2.343389583628662 z1=1.5 ...
      ↪ x2=411.6568542494904 y2=2.343145446888445 z2=1.5000000016383648
1239 +      x3=411.6570233641878 y3=572.6566101127589 z3=1.4999999977756164
1240 +      thick=2.0 seg1=40 seg2=30
1241 +      NSM1interface001p ...
      ↪ (-389.9999998461609,419.4999999920201,1.4999999972176954)
1242 +      NSM1interface002p ...
      ↪ (-389.9999998815646,323.49999999202015,1.4999999978679035)
1243 +      NSM1interface003p ...
      ↪ (-389.9999999169679,227.49999999202004,1.4999999985181116)
1244 +      NSM1interface004p ...
      ↪ (-389.9999999523709,131.49999999202007,1.4999999991683195)
1245 +      NSM1interfacep ...
      ↪ (-389.99999998777423,35.49999999202008,1.4999999998185278)
1246 +      NSM2interfacep ...
      ↪ (-119.99999984616096,419.4999998924482,1.499999997754995)
1247 +      NSM2interface001p ...
      ↪ (-119.99999988156463,323.4999998924482,1.4999999984052028)
1248 +      NSM2interface002p ...
      ↪ (-119.99999991696797,227.49999989244813,1.4999999990554111)
1249 +      NSM2interface003p ...
      ↪ (-119.99999995237096,131.49999989244813,1.499999999705619)
1250 +      NSM2interface004p ...
      ↪ (-119.99999998777429,35.49999989244816,1.5000000003558271)
1251 +      NSM3interfacep ...
      ↪ (150.0000000122256,35.49999979287624,1.5000000008931267)
1252 +      NSM3interface001p ...
      ↪ (150.00000004762904,131.49999979287622,1.5000000002429186)
1253 +      NSM3interface002p ...
      ↪ (150.00000008303215,227.4999997928762,1.4999999995927105)
1254 +      NSM3interface003p ...
      ↪ (150.00000011843537,323.49999979287634,1.4999999989425024)
1255 +      NSM3interface004p ...
      ↪ (150.00000015383904,419.4999997928763,1.4999999982922945)
1256 +      NDCcapp (-314.00028122022,419.99999996400936,1.4999999973655482)
1257 +      NDCcap001p ...
      ↪ (-314.0002812681621,289.9999999640094,1.4999999982460384)
1258 +      NDCcap002p ...
      ↪ (-201.4169787522141,354.99999992249036,1.4999999980298337)
1259 +      NDCcap003p ...
      ↪ (-201.41697870427208,484.9999999224904,1.4999999971493438)
1260 +      NDCcap004p ...
      ↪ (-201.41697880015616,224.99999992249042,1.4999999989103239)
1261 +      NDCcap005p ...
      ↪ (-44.0002812681621,289.99999986443754,1.4999999987833377)
1262 +      NDCcap006p ...
      ↪ (-44.000281220220074,419.9999998644374,1.4999999979028478)
1263 +      NDCcap007p ...
      ↪ (68.58302129572792,484.9999998229185,1.4999999976866434)
1264 +      NDCcap008p ...
      ↪ (225.9997187797798,419.99999976486555,1.4999999984401473)
1265 +      NDCcap009p ...
      ↪ (338.58302129572786,484.9999997233466,1.4999999982239427)
1266 +      NDCcap010p ...
      ↪ (68.58302124778584,354.9999998229184,1.4999999985671333)
1267 +      NDCcap011p ...
      ↪ (338.5830212477858,354.99999972334655,1.4999999991044328)

```

1268	+	NDCcap012p ...	↪ (225.99971873183773, 289.9999997648656, 1.4999999993206372)
1269	+	NDCcap013p ...	↪ (68.58302119984381, 224.99999982291848, 1.4999999994476234)
1270	+	NDCcap014p ...	↪ (338.5830211998438, 224.99999972334658, 1.4999999999849227)
1271	+	NDCcap015p ...	↪ (225.99971868389565, 159.99999976486546, 1.5000000002011273)
1272	+	NDCcap016p ...	↪ (338.58302115190173, 94.99999972334656, 1.5000000008654129)
1273	+	NDCcap017p ...	↪ (225.99971863595368, 29.999999764865482, 1.5000000010816175)
1274	+	NDCcap018p ...	↪ (68.58302115190179, 94.99999982291848, 1.5000000003281135)
1275	+	NDCcap019p ...	↪ (-44.00028131610412, 159.9999998644374, 1.499999999663828)
1276	+	NDCcap020p ...	↪ (-44.000281364046145, 29.9999998644374, 1.500000000544318)
1277	+	NDCcap021p ...	↪ (-201.41697884809818, 94.9999999224904, 1.499999999790814)
1278	+	NDCcap022p ...	↪ (-314.0002813161041, 159.9999999640093, 1.4999999991265285)
1279	+	NDCcap023p ...	↪ (-313.9999594421053, 29.999999964009202, 1.500000000007019)
1280	+	hole rect ...	↪ (-414.0027447188822, 447.4933902792168, 0.4999999969803308, -355.00273285770965, 487.4933902792168)
1281			
1282	+	hole rect ...	↪ (-414.0015330757505, 255.49339027884906, 0.4999999982807493, -355.00152121457796, 295.49339027884906)
1283			
1284	+	hole rect ...	↪ (-414.00213889731634, 351.4933902790329, 0.4999999976305401, -355.0021270361438, 391.4933902790329)
1285			
1286	+	hole rect ...	↪ (-414.0009272541848, 159.4933902786652, 0.4999999989309586, -355.00091539301224, 199.4933902786652)
1287			
1288	+	hole rect ...	↪ (-414.0003214326189, 63.49339027848133, 0.49999999958116786, -355.00030957144634, 103.49339027848133)
1289			
1290	+	hole rect ...	↪ (-149.99689115382324, 447.49331199372904, 0.49999999750570245, -90.99687929265068, 487.49331199372904)
1291			
1292	+	hole rect ...	↪ (-149.99694808746108, 255.49331199373748, 0.49999999880611845, -90.99693622628851, 295.49331199373748)
1293			
1294	+	hole rect ...	↪ (-149.99691962064213, 351.4933119937332, 0.49999999815591045, -90.99690775946956, 391.4933119937332)
1295			
1296	+	hole rect ...	↪ (-149.99697655427997, 159.4933119937417, 0.49999999945632645, -90.9969646931074, 199.4933119937417)
1297			
1298	+	hole rect ...	↪ (-149.99700502109886, 63.49331199374592, 0.5000000001065344, -90.99699315992629, 103.49331199374592)
1299			
1300	+	hole rect ...	↪ (120.00310884616471, 447.49323193080085, 0.49999999804300244, 179.00312070733727, 487.49323193080085)
1301			

```

1302 +          hole rect ...
      ↪ (120.00305191252693,255.49323193080932,0.49999999934341843,179.0030637736995,295.493231
1303
1304 +          hole rect ...
      ↪ (120.00308037934582,351.49323193080494,0.49999999869321043,179.00309224051838,391.493231
1305
1306 +          hole rect ...
      ↪ (120.00302344570804,159.49323193081355,0.4999999999362643,179.0030353068806,199.493231
1307
1308 +          hole rect ...
      ↪ (120.00299497888915,63.49323193081774,0.5000000006438344,179.00300684006172,103.493231
1309
1310
1311 * Connecting internal plane nodes to actual nodes
1312 .equiv NSM1interface001 NSM1interface001p
1313 .equiv NSM1interface002 NSM1interface002p
1314 .equiv NSM1interface003 NSM1interface003p
1315 .equiv NSM1interface004 NSM1interface004p
1316 .equiv NSM1interface NSM1interfacep
1317 .equiv NSM2interface NSM2interfacep
1318 .equiv NSM2interface001 NSM2interface001p
1319 .equiv NSM2interface002 NSM2interface002p
1320 .equiv NSM2interface003 NSM2interface003p
1321 .equiv NSM2interface004 NSM2interface004p
1322 .equiv NSM3interface NSM3interfacep
1323 .equiv NSM3interface001 NSM3interface001p
1324 .equiv NSM3interface002 NSM3interface002p
1325 .equiv NSM3interface003 NSM3interface003p
1326 .equiv NSM3interface004 NSM3interface004p
1327 .equiv NDCcap NDCcapp
1328 .equiv NDCcap001 NDCcap001p
1329 .equiv NDCcap002 NDCcap002p
1330 .equiv NDCcap003 NDCcap003p
1331 .equiv NDCcap004 NDCcap004p
1332 .equiv NDCcap005 NDCcap005p
1333 .equiv NDCcap006 NDCcap006p
1334 .equiv NDCcap007 NDCcap007p
1335 .equiv NDCcap008 NDCcap008p
1336 .equiv NDCcap009 NDCcap009p
1337 .equiv NDCcap010 NDCcap010p
1338 .equiv NDCcap011 NDCcap011p
1339 .equiv NDCcap012 NDCcap012p
1340 .equiv NDCcap013 NDCcap013p
1341 .equiv NDCcap014 NDCcap014p
1342 .equiv NDCcap015 NDCcap015p
1343 .equiv NDCcap016 NDCcap016p
1344 .equiv NDCcap017 NDCcap017p
1345 .equiv NDCcap018 NDCcap018p
1346 .equiv NDCcap019 NDCcap019p
1347 .equiv NDCcap020 NDCcap020p
1348 .equiv NDCcap021 NDCcap021p
1349 .equiv NDCcap022 NDCcap022p
1350 .equiv NDCcap023 NDCcap023p
1351
1352 GFHPPlane003 x1=-401.660000000002 y1=-152.33999999999324 z1=-1.0 ...
      ↪ x2=411.6499999999621 y2=-152.34024117027923 z2=-0.9999999983815426
1353 +          x3=411.6502284195079 y3=617.9697588296868 z3=-1.0000000035987018
1354 +          thick=2.0 seg1=30 seg2=30

```

1355	+	NDCcap039p ...	↪ (68.58330249197905, 274.9999999999295, -1.0000000019585908)
1356	+	NDCcap047p ...	↪ (338.58330249197905, 144.9999999999304, -1.0000000005408012)
1357	+	NSM1interface005p ...	↪ (-389.9999999999784, 467.4999999999307, -1.0000000041749733)
1358	+	NSM3interface005p ...	↪ (150.0000000000021, 83.4999999999304, -1.0000000004995422)
1359	+	NSM2interface006p ...	↪ (-119.999999999926, 371.499999999974, -1.0000000029874658)
1360	+	NSM3interface009p ...	↪ (150.00000000000222, 467.4999999999284, -1.0000000031003744)
1361	+	NDCcap030p ...	↪ (-313.999999999979, 339.999999999932, -1.000000003160176)
1362	+	NSM3interface006p ...	↪ (150.000000000002, 179.4999999999292, -1.00000000114975)
1363	+	NDCcap024p ...	↪ (-313.9999999999784, 469.9999999999307, -1.000000004040666)
1364	+	NSM3interface008p ...	↪ (150.0000000000021, 371.4999999999295, -1.0000000024501663)
1365	+	NSM1interface007p ...	↪ (-389.9999999999784, 275.499999999932, -1.000000002874557)
1366	+	NDCcap028p ...	↪ (226.000000000002, 469.9999999999295, -1.000000002966067)
1367	+	NDCcap038p ...	↪ (-43.9999999999801, 209.9999999999304, -1.0000000017423862)
1368	+	NDCcap026p ...	↪ (-43.9999999999778, 469.9999999999295, -1.0000000035033665)
1369	+	NDCcap032p ...	↪ (-43.999999999979, 339.9999999999307, -1.0000000026228766)
1370	+	NSM1interface006p ...	↪ (-389.999999999979, 371.499999999932, -1.0000000035247654)
1371	+	NSM1interface009p ...	↪ (-389.999999999993, 83.4999999999739, -1.000000001574141)
1372	+	NSM2interface005p ...	↪ (-119.999999999915, 467.4999999999727, -1.0000000036376737)
1373	+	NSM1interface008p ...	↪ (-389.999999999926, 179.499999999973, -1.0000000022243491)
1374	+	NDCcap029p ...	↪ (338.58330249197917, 534.999999999932, -1.0000000031822716)
1375	+	NSM2interface008p ...	↪ (-119.9999999999795, 179.4999999999304, -1.0000000016870496)
1376	+	NSM2interface007p ...	↪ (-119.9999999999801, 275.4999999999307, -1.0000000023372577)
1377	+	NSM2interface009p ...	↪ (-119.9999999999801, 83.499999999931, -1.0000000010368417)
1378	+	NDCcap027p ...	↪ (68.58330249197911, 534.999999999933, -1.0000000037195709)
1379	+	NSM3interface007p ...	↪ (150.000000000002, 275.4999999999295, -1.0000000017999584)
1380	+	NDCcap031p ...	↪ (-201.41669750802095, 404.999999999933, -1.0000000033763805)
1381	+	NDCcap025p ...	↪ (-201.41669750802086, 534.999999999934, -1.0000000042568704)
1382	+	NDCcap046p ...	↪ (226.00000000000188, 79.9999999999298, -1.0000000003245968)
1383	+	NDCcap035p ...	↪ (338.58330249197894, 404.9999999999295, -1.0000000023017814)

```

1384 +      NDCcap033p ...
      ↪ (68.58330249197911,404.9999999999307,-1.000000002839081)
1385 +      NDCcap037p ...
      ↪ (-201.41669750802095,274.999999999932,-1.0000000024958902)
1386 +      NDCcap036p ...
      ↪ (-313.9999999999795,209.9999999999315,-1.0000000022796858)
1387 +      NDCcap034p ...
      ↪ (226.000000000002,339.9999999999295,-1.000000002085577)
1388 +      NDCcap041p ...
      ↪ (338.58330249197894,274.9999999999295,-1.0000000014212915)
1389 +      NDCcap040p ...
      ↪ (226.00000000000188,209.9999999999292,-1.000000001205087)
1390 +      NDCcap042p ...
      ↪ (-313.999999999998,79.9999999999318,-1.0000000013991959)
1391 +      NDCcap044p ...
      ↪ (-43.9999999999801,79.9999999999307,-1.0000000008618963)
1392 +      NDCcap045p ...
      ↪ (68.58330249197905,144.999999999931,-1.0000000010781007)
1393 +      NDCcap043p ...
      ↪ (-201.41669750802103,144.999999999932,-1.0000000016154003)
1394 +      NLoad_connection_SM1p ...
      ↪ (-210.3999999999583,-130.00000000001438,-0.999999997707019)
1395 +      Nload_connection_SM3p ...
      ↪ (329.5999999999974,615.0000000000002,-1.0000000037419885)
1396 +      NDC_choke_connectionp ...
      ↪ (344.600000000016,-100.00000000005463,-0.999999998869443)
1397 +      NAir_choke_connectionlp ...
      ↪ (-339.9999999999625,610.9999999999858,-1.000000005047399)
1398
1399 * Connecting internal plane nodes to actual nodes
1400 .equiv NDCcap039 NDCcap039p
1401 .equiv NDCcap047 NDCcap047p
1402 .equiv NSM1interface005 NSM1interface005p
1403 .equiv NSM3interface005 NSM3interface005p
1404 .equiv NSM2interface006 NSM2interface006p
1405 .equiv NSM3interface009 NSM3interface009p
1406 .equiv NDCcap030 NDCcap030p
1407 .equiv NSM3interface006 NSM3interface006p
1408 .equiv NDCcap024 NDCcap024p
1409 .equiv NSM3interface008 NSM3interface008p
1410 .equiv NSM1interface007 NSM1interface007p
1411 .equiv NDCcap028 NDCcap028p
1412 .equiv NDCcap038 NDCcap038p
1413 .equiv NDCcap026 NDCcap026p
1414 .equiv NDCcap032 NDCcap032p
1415 .equiv NSM1interface006 NSM1interface006p
1416 .equiv NSM1interface009 NSM1interface009p
1417 .equiv NSM2interface005 NSM2interface005p
1418 .equiv NSM1interface008 NSM1interface008p
1419 .equiv NDCcap029 NDCcap029p
1420 .equiv NSM2interface008 NSM2interface008p
1421 .equiv NSM2interface007 NSM2interface007p
1422 .equiv NSM2interface009 NSM2interface009p
1423 .equiv NDCcap027 NDCcap027p
1424 .equiv NSM3interface007 NSM3interface007p
1425 .equiv NDCcap031 NDCcap031p
1426 .equiv NDCcap025 NDCcap025p
1427 .equiv NDCcap046 NDCcap046p

```

```

1428 .equiv NDCcap035 NDCcap035p
1429 .equiv NDCcap033 NDCcap033p
1430 .equiv NDCcap037 NDCcap037p
1431 .equiv NDCcap036 NDCcap036p
1432 .equiv NDCcap034 NDCcap034p
1433 .equiv NDCcap041 NDCcap041p
1434 .equiv NDCcap040 NDCcap040p
1435 .equiv NDCcap042 NDCcap042p
1436 .equiv NDCcap044 NDCcap044p
1437 .equiv NDCcap045 NDCcap045p
1438 .equiv NDCcap043 NDCcap043p
1439 .equiv NLoad_connection_SM1 NLoad_connection_SM1p
1440 .equiv Nload_connection_SM3 Nload_connection_SM3p
1441 .equiv NDC_choke_connection NDC_choke_connectionp
1442 .equiv NAir_choke_connection1 NAir_choke_connection1p
1443
1444 GFHPlane004 x1=-105.5 y1=477.5 z1=30.499999999999999 x2=-105.5 y2=25.5 ...
      ↪ z2=30.499999999999999
1445 +       x3=-105.5 y3=25.5 z3=142.6
1446 +       thick=3.0 seg1=15 seg2=7
1447 +       NIGBTinterface017p (-104.00000000000001,444.0,137.59999999999994)
1448 +       NIGBTinterface019p ...
      ↪ (-104.00000000000001,397.99999999999994,137.59999999999999)
1449 +       NIGBTinterface021p (-104.00000000000003,331.0,137.59999999999999)
1450 +       NIGBTinterface023p (-104.00000000000003,285.0,137.59999999999988)
1451 +       NIGBTinterface025p ...
      ↪ (-104.00000000000004,218.00000000000006,137.59999999999988)
1452 +       NIGBTinterface027p ...
      ↪ (-104.00000000000004,172.00000000000006,137.59999999999988)
1453 +       NIGBTinterface029p ...
      ↪ (-104.00000000000006,105.00000000000006,137.59999999999985)
1454 +       NIGBTinterface031p ...
      ↪ (-104.00000000000006,59.00000000000006,137.59999999999985)
1455 +       NDCinterface010p ...
      ↪ (-105.50000000000004,35.50000000000006,30.499999999999876)
1456 +       NDCinterface011p ...
      ↪ (-105.50000000000004,131.50000000000006,30.499999999999826)
1457 +       NDCinterface014p (-105.5,419.5,30.499999999999908)
1458 +       NDCinterface013p (-105.50000000000001,323.5,30.49999999999988)
1459 +       NDCinterface012p ...
      ↪ (-105.50000000000003,227.50000000000003,30.499999999999854)
1460 +       hole circle (-104.00000000000001,444.00000000000017,108.1,15.0)
1461 +       hole circle ...
      ↪ (-104.00000000000001,398.00000000000001,108.09999999999998,15.0)
1462 +       hole circle ...
      ↪ (-104.00000000000003,331.00000000000001,108.09999999999998,15.0)
1463 +       hole circle ...
      ↪ (-104.00000000000003,285.00000000000001,108.09999999999997,15.0)
1464 +       hole circle ...
      ↪ (-104.00000000000004,218.00000000000001,108.09999999999997,15.0)
1465 +       hole circle ...
      ↪ (-104.00000000000004,172.00000000000006,108.09999999999997,15.0)
1466 +       hole circle ...
      ↪ (-104.00000000000006,105.00000000000006,108.09999999999995,15.0)
1467 +       hole circle ...
      ↪ (-104.00000000000006,59.00000000000006,108.09999999999995,15.0)
1468
1469 * Connecting internal plane nodes to actual nodes

```



```

1470 .equiv NIGBTinterface017 NIGBTinterface017p
1471 .equiv NIGBTinterface019 NIGBTinterface019p
1472 .equiv NIGBTinterface021 NIGBTinterface021p
1473 .equiv NIGBTinterface023 NIGBTinterface023p
1474 .equiv NIGBTinterface025 NIGBTinterface025p
1475 .equiv NIGBTinterface027 NIGBTinterface027p
1476 .equiv NIGBTinterface029 NIGBTinterface029p
1477 .equiv NIGBTinterface031 NIGBTinterface031p
1478 .equiv NDCinterface010 NDCinterface010p
1479 .equiv NDCinterface011 NDCinterface011p
1480 .equiv NDCinterface014 NDCinterface014p
1481 .equiv NDCinterface013 NDCinterface013p
1482 .equiv NDCinterface012 NDCinterface012p
1483
1484 GFHPlane005 x1=-102.15 y1=477.5 z1=27.999999999999999 x2=-102.15 y2=25.5 ...
    ↪ z2=27.999999999999999
1485 +      x3=-102.15 y3=25.5 z3=113.1
1486 +      thick=3.0 seg1=15 seg2=5
1487 +      NIGBTinterface016p ...
    ↪ (-100.650000000000002,444.000000000000006,108.099999999999997)
1488 +      NIGBTinterface018p ...
    ↪ (-100.650000000000002,398.000000000000006,108.099999999999995)
1489 +      NIGBTinterface020p (-100.650000000000003,331.0,108.099999999999995)
1490 +      NIGBTinterface022p (-100.650000000000003,285.0,108.099999999999991)
1491 +      NIGBTinterface024p ...
    ↪ (-100.650000000000005,218.000000000000006,108.099999999999991)
1492 +      NIGBTinterface026p ...
    ↪ (-100.650000000000005,172.000000000000006,108.099999999999988)
1493 +      NIGBTinterface028p ...
    ↪ (-100.650000000000006,105.000000000000006,108.099999999999987)
1494 +      NIGBTinterface030p ...
    ↪ (-100.650000000000006,59.000000000000006,108.099999999999987)
1495 +      NDCinterface019p (-102.15,467.5,27.999999999999996)
1496 +      NDCinterface018p (-102.150000000000002,371.5,27.999999999999997)
1497 +      NDCinterface017p (-102.150000000000003,275.5,27.999999999999943)
1498 +      NDCinterface016p ...
    ↪ (-102.150000000000003,179.500000000000006,27.999999999999992)
1499 +      NDCinterface015p ...
    ↪ (-102.150000000000005,83.500000000000006,27.999999999999989)
1500
1501 * Connecting internal plane nodes to actual nodes
1502 .equiv NIGBTinterface016 NIGBTinterface016p
1503 .equiv NIGBTinterface018 NIGBTinterface018p
1504 .equiv NIGBTinterface020 NIGBTinterface020p
1505 .equiv NIGBTinterface022 NIGBTinterface022p
1506 .equiv NIGBTinterface024 NIGBTinterface024p
1507 .equiv NIGBTinterface026 NIGBTinterface026p
1508 .equiv NIGBTinterface028 NIGBTinterface028p
1509 .equiv NIGBTinterface030 NIGBTinterface030p
1510 .equiv NDCinterface019 NDCinterface019p
1511 .equiv NDCinterface018 NDCinterface018p
1512 .equiv NDCinterface017 NDCinterface017p
1513 .equiv NDCinterface016 NDCinterface016p
1514 .equiv NDCinterface015 NDCinterface015p
1515
1516 GAC_busbar_plane x1=-354.14861323961185 y1=45.49944344811606 z1=334.1 ...
    ↪ x2=-234.14999999999742 y2=45.49999998694893 z2=334.0999999996726
1517 +      x3=-234.15138672786904 y3=344.50055653883345 z3=334.0999999995876

```

```

1518 +      thick=2.0 seg1=30 seg2=30
1519 +      sigma=35000.0
1520 +      Noutput_busbar_interfacep ...
      ↪ (-264.1499999857096,194.99999999137978,334.0999999997084)
1521 +      Nbraided_busbar_interface002p ...
      ↪ (-315.89999997257235,331.9999999963371,334.0999999998092)
1522 +      Nbraided_busbar_interface006p ...
      ↪ (-315.89999997487035,307.9999999963371,334.0999999998164)
1523 +      Nbraided_busbar_interface010p ...
      ↪ (-315.8999999771684,283.9999999963372,334.0999999998236)
1524 +      Nbraided_busbar_interface014p ...
      ↪ (-315.89999998339226,218.99999999633712,334.0999999998431)
1525 +      Nbraided_busbar_interface018p ...
      ↪ (-315.89999998569033,194.99999999633712,334.0999999998503)
1526 +      Nbraided_busbar_interface022p ...
      ↪ (-315.8999999879884,170.9999999963371,334.0999999998575)
1527 +      Nbraided_busbar_interface026p ...
      ↪ (-315.8999999942123,105.99999999633707,334.099999999877)
1528 +      Nbraided_busbar_interface030p ...
      ↪ (-315.8999999947518,81.99962084088011,334.0999999998842)
1529 +      Nbraided_busbar_interface034p ...
      ↪ (-315.89999999880837,57.99999999633704,334.0999999998914)
1530 +      hole rect ...
      ↪ (-299.14912108776,154.99969853018436,333.09999999981636,-295.1494921179811,234.9997170
1531
1532
1533 * Connecting internal plane nodes to actual nodes
1534 .equiv Noutput_busbar_interface Noutput_busbar_interfacep
1535 .equiv Nbraided_busbar_interface002 Nbraided_busbar_interface002p
1536 .equiv Nbraided_busbar_interface006 Nbraided_busbar_interface006p
1537 .equiv Nbraided_busbar_interface010 Nbraided_busbar_interface010p
1538 .equiv Nbraided_busbar_interface014 Nbraided_busbar_interface014p
1539 .equiv Nbraided_busbar_interface018 Nbraided_busbar_interface018p
1540 .equiv Nbraided_busbar_interface022 Nbraided_busbar_interface022p
1541 .equiv Nbraided_busbar_interface026 Nbraided_busbar_interface026p
1542 .equiv Nbraided_busbar_interface030 Nbraided_busbar_interface030p
1543 .equiv Nbraided_busbar_interface034 Nbraided_busbar_interface034p
1544
1545 GHeatsink_SM1 x1=-317.15 y1=-2.899999999999977 z1=48.10000000000002 ...
      ↪ x2=-317.15 y2=483.0 z2=48.10000000000002
1546 +      x3=-317.15 y3=483.0 z3=286.1999999999993
1547 +      thick=27.0 seg1=20 seg2=10
1548 +      sigma=35000.0
1549
1550 GSM3-plane001 x1=164.5 y1=477.5 z1=30.49999999999999 x2=164.5 y2=25.5 ...
      ↪ z2=30.49999999999999
1551 +      x3=164.5 y3=25.5 z3=142.6
1552 +      thick=3.0 seg1=15 seg2=7
1553 +      NSM3-_IGBTinterfacep (165.9999999999997,444.0,137.5999999999994)
1554 +      NSM3-_IGBTinterface001p ...
      ↪ (165.9999999999997,397.9999999999994,137.5999999999999)
1555 +      NSM3-_IGBTinterface002p ...
      ↪ (165.9999999999997,331.0,137.5999999999999)
1556 +      NSM3-_IGBTinterface003p ...
      ↪ (165.9999999999997,285.0,137.5999999999988)
1557 +      NSM3-_IGBTinterface004p ...
      ↪ (165.9999999999997,218.00000000000006,137.5999999999988)

```

```

1558 +      NSM3-_IGBTinterface005p ...
      ↪ (165.99999999999994,172.00000000000006,137.59999999999988)
1559 +      NSM3-_IGBTinterface006p ...
      ↪ (165.99999999999994,105.00000000000006,137.59999999999985)
1560 +      NSM3-_IGBTinterface007p ...
      ↪ (165.99999999999994,59.00000000000006,137.59999999999985)
1561 +      NDCinterface020p ...
      ↪ (164.49999999999994,35.50000000000006,30.499999999999876)
1562 +      NDCinterface021p ...
      ↪ (164.49999999999997,131.50000000000006,30.499999999999826)
1563 +      NDCinterface024p (164.5,419.5,30.499999999999908)
1564 +      NDCinterface023p (164.49999999999997,323.5,30.49999999999988)
1565 +      NDCinterface022p ...
      ↪ (164.49999999999997,227.50000000000003,30.499999999999854)
1566 +      hole circle (166.0,444.000000000000017,108.1,15.0)
1567 +      hole circle ...
      ↪ (165.99999999999997,398.00000000000001,108.09999999999998,15.0)
1568 +      hole circle ...
      ↪ (165.99999999999997,331.00000000000001,108.09999999999998,15.0)
1569 +      hole circle ...
      ↪ (165.99999999999997,285.00000000000001,108.09999999999997,15.0)
1570 +      hole circle ...
      ↪ (165.99999999999997,218.00000000000001,108.09999999999997,15.0)
1571 +      hole circle ...
      ↪ (165.99999999999997,172.00000000000006,108.09999999999997,15.0)
1572 +      hole circle ...
      ↪ (165.99999999999994,105.00000000000006,108.09999999999995,15.0)
1573 +      hole circle ...
      ↪ (165.99999999999994,59.00000000000006,108.09999999999995,15.0)
1574
1575 * Connecting internal plane nodes to actual nodes
1576 .equiv NSM3-_IGBTinterface NSM3-_IGBTinterfacep
1577 .equiv NSM3-_IGBTinterface001 NSM3-_IGBTinterface001p
1578 .equiv NSM3-_IGBTinterface002 NSM3-_IGBTinterface002p
1579 .equiv NSM3-_IGBTinterface003 NSM3-_IGBTinterface003p
1580 .equiv NSM3-_IGBTinterface004 NSM3-_IGBTinterface004p
1581 .equiv NSM3-_IGBTinterface005 NSM3-_IGBTinterface005p
1582 .equiv NSM3-_IGBTinterface006 NSM3-_IGBTinterface006p
1583 .equiv NSM3-_IGBTinterface007 NSM3-_IGBTinterface007p
1584 .equiv NDCinterface020 NDCinterface020p
1585 .equiv NDCinterface021 NDCinterface021p
1586 .equiv NDCinterface024 NDCinterface024p
1587 .equiv NDCinterface023 NDCinterface023p
1588 .equiv NDCinterface022 NDCinterface022p
1589
1590 GSM3+plane001 x1=167.85000000000002 y1=477.5 z1=27.9999999999999 ...
      ↪ x2=167.85000000000002 y2=25.5 z2=27.9999999999999
1591 +      x3=167.85000000000002 y3=25.5 z3=113.1
1592 +      thick=3.0 seg1=15 seg2=5
1593 +      NSM3+_IGBTinterfacep ...
      ↪ (169.35000000000002,444.00000000000006,108.09999999999997)
1594 +      NSM3+_IGBTinterface001p ...
      ↪ (169.35,398.00000000000006,108.09999999999995)
1595 +      NSM3+_IGBTinterface002p (169.35,331.0,108.09999999999995)
1596 +      NSM3+_IGBTinterface003p (169.35,285.0,108.09999999999991)
1597 +      NSM3+_IGBTinterface004p ...
      ↪ (169.35,218.00000000000006,108.09999999999991)

```

```

1598 +      NSM3+_IGBTinterface005p ...
      ↪ (169.3499999999997,172.00000000000006,108.09999999999988)
1599 +      NSM3+_IGBTinterface006p ...
      ↪ (169.3499999999997,105.00000000000006,108.09999999999987)
1600 +      NSM3+_IGBTinterface007p ...
      ↪ (169.3499999999997,59.00000000000006,108.09999999999987)
1601 +      NDCinterface028p (167.85000000000002,371.5,27.9999999999997)
1602 +      NDCinterface027p (167.85,275.5,27.99999999999943)
1603 +      NDCinterface026p (167.85,179.50000000000006,27.9999999999992)
1604 +      NDCinterface025p ...
      ↪ (167.8499999999997,83.50000000000006,27.9999999999989)
1605 +      NDCinterface029p (167.85000000000002,467.5,27.9999999999996)
1606
1607 * Connecting internal plane nodes to actual nodes
1608 .equiv NSM3+_IGBTinterface NSM3+_IGBTinterfacep
1609 .equiv NSM3+_IGBTinterface001 NSM3+_IGBTinterface001p
1610 .equiv NSM3+_IGBTinterface002 NSM3+_IGBTinterface002p
1611 .equiv NSM3+_IGBTinterface003 NSM3+_IGBTinterface003p
1612 .equiv NSM3+_IGBTinterface004 NSM3+_IGBTinterface004p
1613 .equiv NSM3+_IGBTinterface005 NSM3+_IGBTinterface005p
1614 .equiv NSM3+_IGBTinterface006 NSM3+_IGBTinterface006p
1615 .equiv NSM3+_IGBTinterface007 NSM3+_IGBTinterface007p
1616 .equiv NDCinterface028 NDCinterface028p
1617 .equiv NDCinterface027 NDCinterface027p
1618 .equiv NDCinterface026 NDCinterface026p
1619 .equiv NDCinterface025 NDCinterface025p
1620 .equiv NDCinterface029 NDCinterface029p
1621
1622 GAC_busbar_plane001 x1=185.85138676039907 y1=45.49944344811725 z1=338.1 ...
      ↪ x2=305.8500000000135 y2=45.499999986950115 z2=338.099999996726
1623 +      x3=305.8486132721504 y3=344.50055653883464 z3=338.0999999995876
1624 +      thick=10.0 seg1=10 seg2=20
1625 +      Noutput_busbar_interface001p ...
      ↪ (275.8500000143014,194.99999999138097,338.0999999997084)
1626 +      Nbraided_busbar_interface035p ...
      ↪ (224.10000002743863,331.9999999963383,338.0999999998092)
1627 +      Nbraided_busbar_interface036p ...
      ↪ (224.1000000251406,307.9999999963383,338.0999999998164)
1628 +      Nbraided_busbar_interface037p ...
      ↪ (224.10000002284255,283.9999999963384,338.0999999998236)
1629 +      Nbraided_busbar_interface038p ...
      ↪ (224.10000001661868,218.99999999633832,338.0999999998431)
1630 +      Nbraided_busbar_interface039p ...
      ↪ (224.10000001432064,194.99999999633832,338.0999999998503)
1631 +      Nbraided_busbar_interface040p ...
      ↪ (224.1000000120226,170.99999999633832,338.0999999998575)
1632 +      Nbraided_busbar_interface041p ...
      ↪ (224.10000000579868,105.99999999633826,338.099999999877)
1633 +      Nbraided_busbar_interface042p ...
      ↪ (224.1000000035007,81.99999999633826,338.0999999998842)
1634 +      Nbraided_busbar_interface043p ...
      ↪ (224.1000000012026,57.999999996338225,338.0999999998914)
1635 +      Noutput_busbar_interface002p ...
      ↪ (275.84939709091003,324.99986085084385,338.0999999996694)
1636 +      Noutput_busbar_interface003p ...
      ↪ (275.8500000143014,194.99999999138103,338.0999999997084)
1637 +      hole rect ...
      ↪ (240.85046224541998,154.9999999947308,333.09999999981636,244.8500912152012,235.000018

```

```

1638
1639
1640 * Connecting internal plane nodes to actual nodes
1641 .equiv Noutput_busbar_interface001 Noutput_busbar_interface001p
1642 .equiv Nbraided_busbar_interface035 Nbraided_busbar_interface035p
1643 .equiv Nbraided_busbar_interface036 Nbraided_busbar_interface036p
1644 .equiv Nbraided_busbar_interface037 Nbraided_busbar_interface037p
1645 .equiv Nbraided_busbar_interface038 Nbraided_busbar_interface038p
1646 .equiv Nbraided_busbar_interface039 Nbraided_busbar_interface039p
1647 .equiv Nbraided_busbar_interface040 Nbraided_busbar_interface040p
1648 .equiv Nbraided_busbar_interface041 Nbraided_busbar_interface041p
1649 .equiv Nbraided_busbar_interface042 Nbraided_busbar_interface042p
1650 .equiv Nbraided_busbar_interface043 Nbraided_busbar_interface043p
1651 .equiv Noutput_busbar_interface002 Noutput_busbar_interface002p
1652 .equiv Noutput_busbar_interface003 Noutput_busbar_interface003p
1653
1654 GHeatsink_SM2 x1=-47.14999999999998 y1=-2.899999999999977 ...
    ↪ z1=48.100000000000002 x2=-47.14999999999998 y2=483.0 ...
    ↪ z2=48.100000000000002
1655 +         x3=-47.14999999999998 y3=483.0 z3=286.19999999999993
1656 +         thick=27.0 seg1=20 seg2=10
1657 +         sigma=35000.0
1658
1659 GHeatsink_SM3 x1=222.850000000000002 y1=-2.899999999999977 ...
    ↪ z1=48.100000000000002 x2=222.850000000000002 y2=483.0 ...
    ↪ z2=48.100000000000002
1660 +         x3=222.850000000000002 y3=483.0 z3=286.19999999999993
1661 +         thick=27.0 seg1=20 seg2=10
1662 +         sigma=35000.0
1663
1664
1665 * Node shorts
1666 .equiv NSM1+_IGBTinterface NSM1+_IGBTinterface001
1667 .equiv NSM1-_IGBTinterface NSM1-_IGBTinterface001
1668 .equiv NDCcap024 NDCcap
1669 .equiv NDCcap030 NDCcap001
1670 .equiv NDCcap036 NDCcap022
1671 .equiv NDCcap042 NDCcap023
1672 .equiv NDCcap025 NDCcap003
1673 .equiv NDCcap031 NDCcap002
1674 .equiv NDCcap037 NDCcap004
1675 .equiv NDCcap043 NDCcap021
1676 .equiv NDCcap044 NDCcap020
1677 .equiv NDCcap038 NDCcap019
1678 .equiv NDCcap032 NDCcap005
1679 .equiv NDCcap026 NDCcap006
1680 .equiv NDCcap027 NDCcap007
1681 .equiv NDCcap033 NDCcap010
1682 .equiv NDCcap039 NDCcap013
1683 .equiv NDCcap045 NDCcap018
1684 .equiv NDCcap028 NDCcap008
1685 .equiv NDCcap029 NDCcap009
1686 .equiv NDCcap035 NDCcap011
1687 .equiv NDCcap034 NDCcap012
1688 .equiv NDCcap041 NDCcap014
1689 .equiv NDCcap040 NDCcap015
1690 .equiv NDCcap047 NDCcap016
1691 .equiv NDCcap046 NDCcap017

```

```

1692 .equiv NFHNode184 NSM2interface005
1693 .equiv NFHNode171 NSM2interface
1694 .equiv NFHNode181 NSM2interface006
1695 .equiv NFHNode169 NSM2interface001
1696 .equiv NFHNode178 NSM2interface007
1697 .equiv NFHNode167 NSM2interface002
1698 .equiv NFHNode175 NSM2interface008
1699 .equiv NFHNode161 NSM2interface003
1700 .equiv NFHNode141 NSM2interface009
1701 .equiv NFHNode142 NSM2interface004
1702 .equiv NIGBTinterface016 NIGBTinterface018
1703 .equiv NIGBTinterface017 NIGBTinterface019
1704 .equiv NIGBTinterface020 NIGBTinterface022
1705 .equiv NIGBTinterface021 NIGBTinterface023
1706 .equiv NIGBTinterface024 NIGBTinterface026
1707 .equiv NIGBTinterface025 NIGBTinterface027
1708 .equiv NIGBTinterface028 NIGBTinterface030
1709 .equiv NIGBTinterface029 NIGBTinterface031
1710 .equiv NSM1+_IGBTinterface002 NSM1+_IGBTinterface003
1711 .equiv NSM1-_IGBTinterface002 NSM1-_IGBTinterface003
1712 .equiv NSM1+_IGBTinterface004 NSM1+_IGBTinterface005
1713 .equiv NSM1-_IGBTinterface004 NSM1-_IGBTinterface005
1714 .equiv NSM1+_IGBTinterface006 NSM1+_IGBTinterface007
1715 .equiv NSM1-_IGBTinterface006 NSM1-_IGBTinterface007
1716 .equiv NSM1_braidedBB1_091 NSM1_braidedBB1_070
1717 .equiv NSM1_braidedBB1_070 NSM1_braidedBB1_077
1718 .equiv NSM1_braidedBB1_077 NSM1_braidedBB1_084
1719 .equiv NSM1_braidedBB1_084 NSM1_braidedBB1_028
1720 .equiv NSM1_braidedBB1_028 NSM1_braidedBB1_035
1721 .equiv NSM1_braidedBB1_035 NSM1_braidedBB1_042
1722 .equiv NSM1_braidedBB1_042 NSM1_braidedBB1_049
1723 .equiv NSM1_braidedBB1_049 NSM1_braidedBB1_056
1724 .equiv NSM1_braidedBB1_056 NSM1_braidedBB1_063
1725 .equiv NSM1_braidedBB1_063 NSM1_braidedBB1_014
1726 .equiv NSM1_braidedBB1_014 NSM1_braidedBB1_021
1727 .equiv NSM1_braidedBB2_091 NSM1_braidedBB2_070
1728 .equiv NSM1_braidedBB2_070 NSM1_braidedBB2_077
1729 .equiv NSM1_braidedBB2_077 NSM1_braidedBB2_084
1730 .equiv NSM1_braidedBB2_084 NSM1_braidedBB2_028
1731 .equiv NSM1_braidedBB2_028 NSM1_braidedBB2_035
1732 .equiv NSM1_braidedBB2_035 NSM1_braidedBB2_042
1733 .equiv NSM1_braidedBB2_042 NSM1_braidedBB2_049
1734 .equiv NSM1_braidedBB2_049 NSM1_braidedBB2_056
1735 .equiv NSM1_braidedBB2_056 NSM1_braidedBB2_063
1736 .equiv NSM1_braidedBB2_063 NSM1_braidedBB2_014
1737 .equiv NSM1_braidedBB2_014 NSM1_braidedBB2_021
1738 .equiv NSM1_braidedBB3_090 NSM1_braidedBB3_069
1739 .equiv NSM1_braidedBB3_069 NSM1_braidedBB3_076
1740 .equiv NSM1_braidedBB3_076 NSM1_braidedBB3_083
1741 .equiv NSM1_braidedBB3_083 NSM1_braidedBB3_027
1742 .equiv NSM1_braidedBB3_027 NSM1_braidedBB3_034
1743 .equiv NSM1_braidedBB3_034 NSM1_braidedBB3_041
1744 .equiv NSM1_braidedBB3_041 NSM1_braidedBB3_048
1745 .equiv NSM1_braidedBB3_048 NSM1_braidedBB3_055
1746 .equiv NSM1_braidedBB3_055 NSM1_braidedBB3_062
1747 .equiv NSM1_braidedBB3_062 NSM1_braidedBB3_013
1748 .equiv NSM1_braidedBB3_013 NSM1_braidedBB3_020
1749 .equiv NFHNode444 Noutput_busbar_interface

```

```

1750 .equiv NSM1_braidedBB1_061 NSM1_braidedBB1_068
1751 .equiv NSM1_braidedBB1_068 NSM1_braidedBB1_019
1752 .equiv NSM1_braidedBB1_019 NSM1_braidedBB1_026
1753 .equiv NSM1_braidedBB1_026 Nbraided_busbar_interface010
1754 .equiv NSM1_braidedBB1_033 NSM1_braidedBB1_040
1755 .equiv NSM1_braidedBB1_040 NSM1_braidedBB1_047
1756 .equiv NSM1_braidedBB1_047 NSM1_braidedBB1_054
1757 .equiv NSM1_braidedBB1_054 Nbraided_busbar_interface006
1758 .equiv NSM1_braidedBB1_ NSM1_braidedBB1_075
1759 .equiv NSM1_braidedBB1_075 NSM1_braidedBB1_082
1760 .equiv NSM1_braidedBB1_082 NSM1_braidedBB1_089
1761 .equiv NSM1_braidedBB1_089 Nbraided_busbar_interface002
1762 .equiv NSM1_braidedBB2_ NSM1_braidedBB2_075
1763 .equiv NSM1_braidedBB2_075 NSM1_braidedBB2_082
1764 .equiv NSM1_braidedBB2_082 NSM1_braidedBB2_089
1765 .equiv NSM1_braidedBB2_089 Nbraided_busbar_interface014
1766 .equiv NSM1_braidedBB2_033 NSM1_braidedBB2_040
1767 .equiv NSM1_braidedBB2_040 NSM1_braidedBB2_047
1768 .equiv NSM1_braidedBB2_047 NSM1_braidedBB2_054
1769 .equiv NSM1_braidedBB2_054 Nbraided_busbar_interface018
1770 .equiv NSM1_braidedBB2_061 NSM1_braidedBB2_068
1771 .equiv NSM1_braidedBB2_068 NSM1_braidedBB2_019
1772 .equiv NSM1_braidedBB2_019 NSM1_braidedBB2_026
1773 .equiv NSM1_braidedBB2_026 Nbraided_busbar_interface022
1774 .equiv NSM1_braidedBB3_095 NSM1_braidedBB3_074
1775 .equiv NSM1_braidedBB3_074 NSM1_braidedBB3_081
1776 .equiv NSM1_braidedBB3_081 NSM1_braidedBB3_088
1777 .equiv NSM1_braidedBB3_088 Nbraided_busbar_interface026
1778 .equiv NSM1_braidedBB3_032 NSM1_braidedBB3_039
1779 .equiv NSM1_braidedBB3_039 NSM1_braidedBB3_046
1780 .equiv NSM1_braidedBB3_046 NSM1_braidedBB3_053
1781 .equiv NSM1_braidedBB3_053 Nbraided_busbar_interface030
1782 .equiv NSM1_braidedBB3_060 NSM1_braidedBB3_067
1783 .equiv NSM1_braidedBB3_067 NSM1_braidedBB3_018
1784 .equiv NSM1_braidedBB3_018 NSM1_braidedBB3_025
1785 .equiv NSM1_braidedBB3_025 Nbraided_busbar_interface034
1786 .equiv NFHNNode452 NDCinterface005
1787 .equiv NDCinterface006 NFHNNode456
1788 .equiv NFHNNode460 NDCinterface007
1789 .equiv NFHNNode464 NDCinterface008
1790 .equiv NFHNNode468 NDCinterface009
1791 .equiv NFHNNode455 NFHNNode453
1792 .equiv NFHNNode457 NFHNNode459
1793 .equiv NFHNNode467 NFHNNode465
1794 .equiv NFHNNode463 NFHNNode461
1795 .equiv NFHNNode471 NFHNNode469
1796 .equiv NFHNNode472 NSM1_DCinterface002
1797 .equiv NSM1_DCinterface003 NFHNNode476
1798 .equiv NSM1_DCinterface004 NFHNNode480
1799 .equiv NSM1_DCinterface001 NFHNNode484
1800 .equiv NSM1_DCinterface NFHNNode488
1801 .equiv NFHNNode473 NFHNNode475
1802 .equiv NFHNNode477 NFHNNode479
1803 .equiv NFHNNode487 NFHNNode485
1804 .equiv NFHNNode483 NFHNNode481
1805 .equiv NFHNNode491 NFHNNode489
1806 .equiv NSM3+_IGBTinterface NSM3+_IGBTinterface001
1807 .equiv NSM3-_IGBTinterface NSM3-_IGBTinterface001

```

```

1808 .equiv NSM3+_IGBTinterface002 NSM3+_IGBTinterface003
1809 .equiv NSM3-_IGBTinterface002 NSM3-_IGBTinterface003
1810 .equiv NSM3+_IGBTinterface004 NSM3+_IGBTinterface005
1811 .equiv NSM3-_IGBTinterface004 NSM3-_IGBTinterface005
1812 .equiv NSM3+_IGBTinterface006 NSM3+_IGBTinterface007
1813 .equiv NSM3-_IGBTinterface006 NSM3-_IGBTinterface007
1814 .equiv NFHNode518 NDCinterface029
1815 .equiv NDCinterface028 NFHNode522
1816 .equiv NFHNode526 NDCinterface027
1817 .equiv NFHNode530 NDCinterface026
1818 .equiv NFHNode534 NDCinterface025
1819 .equiv NFHNode521 NFHNode519
1820 .equiv NFHNode523 NFHNode525
1821 .equiv NFHNode533 NFHNode531
1822 .equiv NFHNode529 NFHNode527
1823 .equiv NFHNode537 NFHNode535
1824 .equiv NFHNode538 NDCinterface024
1825 .equiv NDCinterface023 NFHNode542
1826 .equiv NDCinterface022 NFHNode546
1827 .equiv NDCinterface021 NFHNode550
1828 .equiv NDCinterface020 NFHNode554
1829 .equiv NFHNode539 NFHNode541
1830 .equiv NFHNode543 NFHNode545
1831 .equiv NFHNode553 NFHNode551
1832 .equiv NFHNode549 NFHNode547
1833 .equiv NFHNode557 NFHNode555
1834 .equiv NSM1interface005 NFHNode454
1835 .equiv NSM1interface001 NFHNode474
1836 .equiv NSM1interface006 NFHNode458
1837 .equiv NFHNode478 NSM1interface002
1838 .equiv NSM1interface007 NFHNode462
1839 .equiv NSM1interface003 NFHNode482
1840 .equiv NSM1interface008 NFHNode466
1841 .equiv NSM1interface004 NFHNode486
1842 .equiv NFHNode470 NSM1interface009
1843 .equiv NFHNode490 NSM1interface
1844 .equiv NFHNode520 NSM3interface009
1845 .equiv NFHNode540 NSM3interface004
1846 .equiv NFHNode524 NSM3interface008
1847 .equiv NFHNode544 NSM3interface003
1848 .equiv NFHNode528 NSM3interface007
1849 .equiv NFHNode548 NSM3interface002
1850 .equiv NFHNode532 NSM3interface006
1851 .equiv NFHNode552 NSM3interface001
1852 .equiv NFHNode536 NSM3interface005
1853 .equiv NFHNode556 NSM3interface
1854 .equiv NSM3_braidedBB1_090 NSM3_braidedBB1_069
1855 .equiv NSM3_braidedBB1_069 NSM3_braidedBB1_076
1856 .equiv NSM3_braidedBB1_076 NSM3_braidedBB1_083
1857 .equiv NSM3_braidedBB1_083 NSM3_braidedBB1_027
1858 .equiv NSM3_braidedBB1_027 NSM3_braidedBB1_034
1859 .equiv NSM3_braidedBB1_034 NSM3_braidedBB1_041
1860 .equiv NSM3_braidedBB1_041 NSM3_braidedBB1_048
1861 .equiv NSM3_braidedBB1_048 NSM3_braidedBB1_055
1862 .equiv NSM3_braidedBB1_055 NSM3_braidedBB1_062
1863 .equiv NSM3_braidedBB1_062 NSM3_braidedBB1_013
1864 .equiv NSM3_braidedBB1_013 NSM3_braidedBB1_020
1865 .equiv NSM3_braidedBB2_090 NSM3_braidedBB2_069

```



```

1866 .equiv NSM3_braidedBB2_069 NSM3_braidedBB2_076
1867 .equiv NSM3_braidedBB2_076 NSM3_braidedBB2_083
1868 .equiv NSM3_braidedBB2_083 NSM3_braidedBB2_027
1869 .equiv NSM3_braidedBB2_027 NSM3_braidedBB2_034
1870 .equiv NSM3_braidedBB2_034 NSM3_braidedBB2_041
1871 .equiv NSM3_braidedBB2_041 NSM3_braidedBB2_048
1872 .equiv NSM3_braidedBB2_048 NSM3_braidedBB2_055
1873 .equiv NSM3_braidedBB2_055 NSM3_braidedBB2_062
1874 .equiv NSM3_braidedBB2_062 NSM3_braidedBB2_013
1875 .equiv NSM3_braidedBB2_013 NSM3_braidedBB2_020
1876 .equiv NSM3_braidedBB3_090 NSM3_braidedBB3_069
1877 .equiv NSM3_braidedBB3_069 NSM3_braidedBB3_076
1878 .equiv NSM3_braidedBB3_076 NSM3_braidedBB3_083
1879 .equiv NSM3_braidedBB3_083 NSM3_braidedBB3_027
1880 .equiv NSM3_braidedBB3_027 NSM3_braidedBB3_034
1881 .equiv NSM3_braidedBB3_034 NSM3_braidedBB3_041
1882 .equiv NSM3_braidedBB3_041 NSM3_braidedBB3_048
1883 .equiv NSM3_braidedBB3_048 NSM3_braidedBB3_055
1884 .equiv NSM3_braidedBB3_055 NSM3_braidedBB3_062
1885 .equiv NSM3_braidedBB3_062 NSM3_braidedBB3_013
1886 .equiv NSM3_braidedBB3_013 NSM3_braidedBB3_020
1887 .equiv NFHNode784 Noutput_busbar_interface001
1888 .equiv NSM3_braidedBB1_060 NSM3_braidedBB1_067
1889 .equiv NSM3_braidedBB1_067 NSM3_braidedBB1_018
1890 .equiv NSM3_braidedBB1_018 NSM3_braidedBB1_025
1891 .equiv NSM3_braidedBB1_025 Nbraided_busbar_interface037
1892 .equiv NSM3_braidedBB1_032 NSM3_braidedBB1_039
1893 .equiv NSM3_braidedBB1_039 NSM3_braidedBB1_046
1894 .equiv NSM3_braidedBB1_046 NSM3_braidedBB1_053
1895 .equiv NSM3_braidedBB1_053 Nbraided_busbar_interface036
1896 .equiv NSM3_braidedBB1_095 NSM3_braidedBB1_074
1897 .equiv NSM3_braidedBB1_074 NSM3_braidedBB1_081
1898 .equiv NSM3_braidedBB1_081 NSM3_braidedBB1_088
1899 .equiv NSM3_braidedBB1_088 Nbraided_busbar_interface035
1900 .equiv NSM3_braidedBB2_095 NSM3_braidedBB2_074
1901 .equiv NSM3_braidedBB2_074 NSM3_braidedBB2_081
1902 .equiv NSM3_braidedBB2_081 NSM3_braidedBB2_088
1903 .equiv NSM3_braidedBB2_088 Nbraided_busbar_interface038
1904 .equiv NSM3_braidedBB2_032 NSM3_braidedBB2_039
1905 .equiv NSM3_braidedBB2_039 NSM3_braidedBB2_046
1906 .equiv NSM3_braidedBB2_046 NSM3_braidedBB2_053
1907 .equiv NSM3_braidedBB2_053 Nbraided_busbar_interface039
1908 .equiv NSM3_braidedBB2_060 NSM3_braidedBB2_067
1909 .equiv NSM3_braidedBB2_067 NSM3_braidedBB2_018
1910 .equiv NSM3_braidedBB2_018 NSM3_braidedBB2_025
1911 .equiv NSM3_braidedBB2_025 Nbraided_busbar_interface040
1912 .equiv NSM3_braidedBB3_095 NSM3_braidedBB3_074
1913 .equiv NSM3_braidedBB3_074 NSM3_braidedBB3_081
1914 .equiv NSM3_braidedBB3_081 NSM3_braidedBB3_088
1915 .equiv NSM3_braidedBB3_088 Nbraided_busbar_interface041
1916 .equiv NSM3_braidedBB3_032 NSM3_braidedBB3_039
1917 .equiv NSM3_braidedBB3_039 NSM3_braidedBB3_046
1918 .equiv NSM3_braidedBB3_046 NSM3_braidedBB3_053
1919 .equiv NSM3_braidedBB3_053 Nbraided_busbar_interface042
1920 .equiv NSM3_braidedBB3_060 NSM3_braidedBB3_067
1921 .equiv NSM3_braidedBB3_067 NSM3_braidedBB3_018
1922 .equiv NSM3_braidedBB3_018 NSM3_braidedBB3_025
1923 .equiv NSM3_braidedBB3_025 Nbraided_busbar_interface043

```

```

1924 .equiv NFHNode443 NFHNode446
1925 .equiv NFHNode812 NFHNode814
1926 .equiv NFHNode447 NFHNode815
1927 *.equiv NSM3+_IGBTinterface002 NSM3+_IGBTinterface003
1928 .equiv NSM3+_IGBTinterface003 NSM3_braidedBB1_041
1929 .equiv NSM3_braidedBB2_041 NSM3+_IGBTinterface004
1930 *.equiv NSM3+_IGBTinterface004 NSM3+_IGBTinterface005
1931 *.equiv NSM3+_IGBTinterface006 NSM3+_IGBTinterface007
1932 .equiv NSM3+_IGBTinterface007 NSM3_braidedBB3_041
1933 .equiv Noutput_busbar_interface003 NFHNode813
1934
1935 * Ports
1936
1937 .external NSM1_braidedBB1_035 NSM1-_IGBTinterface002
1938 .external NSM1_braidedBB2_035 NSM1-_IGBTinterface004
1939 .external NSM1_braidedBB3_034 NSM1-_IGBTinterface006
1940
1941 .freq fmin=10000.0 fmax=10000.0 ndec=1.0
1942
1943 .end

```

A.2 Skin Depth Calculations

To analyse the testing results in detail, it was thought to visualise the current flow in the system. The skin depth is calculated using the equation below:

$$\delta = \sqrt{\frac{1}{\pi f \mu \sigma}}$$

where:

- δ is the skin depth,
- f is the frequency (in Hz),
- μ is the permeability (in H/m) - ($\mu_r = 0.999991$ - For Copper and $\mu_r = 1.00002$ - For Aluminum),
- σ is the conductivity (in S/m) - (58000 S/m - For Copper and 35000 S/m - For Aluminum)

Parameter	Value
μ_0 (H/m)	1.25664×10^{-6}
μ_r (Copper)	0.999991
μ_r (Aluminium)	1.00002

Table A.1: Magnetic Permeability Parameters

Input Data	Value
σ (Copper) ($1/(\text{m}\cdot\Omega)$)	5.80×10^7
σ (Aluminium) ($1/(\text{m}\cdot\Omega)$)	3.50×10^7
Frequency (Hz)	1.00×10^4
Segment Width (m)	Custom for each unit
Width Ratio (r_w) or Height Ratio (r_h)	Depends on segment width or height

Table A.2: Electrical and Geometrical Input Data

The skin depth comes out to be $\delta = 0.660857905 \text{ mm}$ and $\delta = 0.850710448 \text{ mm}$ for Copper and Aluminium respectively.

There is a good correlation to the segmentation and skin depth given in the user manual [33] for fine tuning of the model. The rule of thumb says to keep the discretization such that the width of the smallest filament is roughly equal to the skin depth.

For the segments, it is divided along the width and height into smaller filaments to emulate the skin effect.




Figure A.1: Segment Discretization [33]

There are two elements to form this discretization, $nhinc$ and $nwinc$ are the number of filaments along the height and width and rh and rw is the ratio of adjacent filament along the height and width respectively.

Following is an example of the filament details based on the width of the segment calculated for Copper and Aluminum:

$$SmallestFilament = \frac{SegmentWidth}{sum(Discretizationwidthsequence)}$$

Segment Width (w)	nwinc	rw	Discretization width sequence	Smallest Filament (Nearly equal to skin depth)
Copper Segment - 6 mm	3	7	1, 7, 1	$6.67E - 04$
Aluminium Segment - 10 mm	3	9	1, 9, 1	$9.09E - 04$

Table A.3: Example calculations of width variables

The same values can be computed for the height to match the smallest filament length equivalent to skin depth. This calculation shall provide a good reference accurately modeling the skin depth in segments. However, for uniform conductive plane the width changes with internal node creation and is not taken into the scope of the project.

Appendix B Optimization Tool

```
1 clc; clear; close all;
2
3 % File input and output
4 inputFileOriginal = ...
    ↪ 'C:\Users\poohg\OneDrive\Desktop\Master_Thesis_Semester\KK Wind ...
    ↪ Project\Optimization Techniques\GA Optimization full ...
    ↪ system\Step4_Introducing_Full_Model\DCneg_SM1_1filament_GA_full_model_AL.inp'; ...
    ↪ % Updated path
5 outputFile = 'C:\Users\poohg\OneDrive\Desktop\Master_Thesis_Semester\KK ...
    ↪ Wind Project\Optimization Techniques\GA Optimization full ...
    ↪ system\Step4_Introducing_Full_Model\Modified_Position_GA_full_model.inp'; ...
    ↪ % Updated path and file name
6
7 % Number of workers to use for parallel processing
8 numWorkers = 6; % Modify this value to define the number of workers
9
10 % Initialize Parallel Pool (if not already open)
11 if isempty(gcp('nocreate'))
12     parpool(numWorkers);
13 end
14
15 % FastHenry COM object initialization
16 try
17     fh = actxserver('FastHenry2.Document');
18     disp('FastHenry2 Automation Object created successfully.');
```

...

```
19 catch ME
20     fprintf('Error initializing FastHenry2: %s\n', ME.message);
21     return;
22 end
23
24 % Validate file
25 if ~isfile(inputFileOriginal)
26     fprintf('Input file not found: %s\n', inputFileOriginal);
27     return;
28 end
29
30
31 %Based on node connections y min = 45.5 and y max = 344.5, x min = -315.9
32 % xmax = -264.15
33
34 % Defining lower and upper bounds
35
36
37 % Dimensions - These are the maximum possible dimensions of section 1
38 % width, length, radius = [51.75, 75, 51.75]
39
40 width = 20;
41 length = 20;
42 radius = 10;
43
44 %Section Defination
45
46 %Section 1 -
47
48 sec1_lb = [-315.9 , 262 , 0 , 0 , -315.9 + 2*radius , 262 + radius , 0];
49 sec1_ub = [-264.15 - 1.1*width , 340 - 1.1*length , width , length , ...
    ↪ -264.15 - 2*radius , 340 - 2*radius , radius];
```

```

50
51 %Section 2 -
52
53 sec2_lb = [-315.9, 143, 0, 0, -315.9 + radius, 143 + radius, 0];
54 sec2_ub = [-264.15 - 1.1*width, 247 - 1.1*length, width, length, -264.15 ...
    ↪ - radius, 247 - radius, radius];
55
56 %Section 3 -
57
58 sec3_lb = [-315.9, 45.5+ 1.1*length, 0, 0, -315.9 + 2*radius, 45.5 + ...
    ↪ 2*radius, 0];
59 sec3_ub = [-264.15 - 1.1*width, 128 - 1.1*length, width, length, -264.15 ...
    ↪ - 2*radius, 128 - radius, radius];
60
61 % Lower Bound and Upper Bound Variables
62
63 lb_1 = repmat(sec1_lb,1,2);
64 lb_2 = repmat(sec2_lb,1,2);
65 lb_3 = repmat(sec3_lb,1,2);
66
67 ub_1 = repmat(sec1_ub,1,2);
68 ub_2 = repmat(sec2_ub,1,2);
69 ub_3 = repmat(sec3_ub,1,2);
70
71 % Number of design variables:
72
73 variable_rectangle = 4; % Number of variables for rectangular hole
74 variable_circle = 3; % Number of variables for circular hole
75
76 hole_rectangle = 2; % Defines rectangular holes per section
77 hole_circle = 2; % Defines circular holes per section
78
79 sections = 3; % Number of sections
80
81 existence = hole_rectangle*sections + hole_circle*sections;
82 e_lb = zeros(1,existence);
83 e_ub = ones(1,existence);
84
85 % Defining number of variables
86 nVars = variable_rectangle*hole_rectangle*sections + ...
    ↪ variable_circle*hole_circle*sections + 1 + 1 + numel(e_lb);
87 %[x_rect,y_rect, width, height, x_circ, y_circ, radius]*2(Two circles and
88 %Two rectangles per section)*3(Three sections) + Movement of output busbar
89 %+ Distance of output busbar from DC link + Existence variables
90
91 lb = [lb_1,lb_2,lb_3,70.00,30.00,e_lb];
92 ub = [ub_1,ub_2,ub_3,320.00,300.00,e_ub];
93
94 % y distance for different connection points
95 % and z distance for different distance from DC link have been added
96 % and Hole Existence variable
97
98 % Define GA options
99
100 % Define integer constraints (all variables should be integers)
101 first_integer_var = nVars - existence + 1;
102 IntCon = first_integer_var:nVars; % Integer constraints (only existence ...
    ↪ variables)

```

```

103
104 populationSize = 10 ; % EliteCount calculation defined separately
105 eliteCount = ceil(0.05 * populationSize); % Top 2% as elite
106
107 % Define the initial population range
108 initialPopulationRange = [lb; ub];
109
110 options = optimoptions('ga', ...
111     'PopulationSize', populationSize, ...
112     'MaxGenerations', 10, ...
113     'CrossoverFraction', 0.8, ...
114     'MutationFcn', @mutationadaptfeasible, ...
115     'Display', 'iter', ...
116     'PlotFcn', [], ...
117     'StallGenLimit', 3, ... % Increased to prevent premature stopping
118     'OutputFcn', @gaOutputFcn, ...
119     'UseParallel', true, ...
120     'EliteCount', eliteCount, ...
121     'CreationFcn', @gacreationuniformint, ... % Use uniform creation ...
122     ↪ function
123     'InitialPopulationRange', initialPopulationRange); % Set initial ...
124     ↪ population range'); % Keep top 2% of individuals
125
126 % Run the genetic algorithm
127 [x_opt, fval] = ga(@busbarFitnessWithPenalty, nVars, [], [], [], [], lb, ...
128     ↪ ub, [], IntCon, options);
129
130 tic;
131
132 disp('Optimal cutout parameters:');
133 disp(x_opt);
134 disp('Optimal asymmetry measure:');
135 disp(fval);
136
137 % Save the best configuration to a separate file
138 bestFile = 'C:\Users\poohg\OneDrive\Desktop\Master_Thesis_Semester\KK ...
139     ↪ Wind Project\Optimization Techniques\GA Optimization full ...
140     ↪ system\Step4_Introducing_Full_Model\Best_cutout_combination.inp';
141 saveBestDesign(bestFile, x_opt, IntCon);
142
143 % Calculate percentage imbalance for the best combination
144 [imbalance, percentage_imbalance, errorMessage,Z, Z_omega] = ...
145     ↪ busbarFitness(x_opt);
146 disp('Percentage Imbalance for the Best Combination:');
147 disp(percentage_imbalance);
148 disp('Impedance Matrix for the Best Combination $(R+jL)$:');
149 disp(Z);
150 disp('Impedance Matrix for the Best Combination $(R+jwL)$:');
151 disp(Z_omega);
152
153 % Single Frequency SPICE Model Generation
154 generateSpiceNetlist('C:\Users\poohg\OneDrive\Desktop\Master_Thesis_Semester\KK ...
155     ↪ Wind Project\Optimization Techniques\GA Optimization full ...
156     ↪ system\Step4_Introducing_Full_Model\Zc.mat', ...
157     ↪ 'SingleFrequency.cir', ...
158     ↪ 'C:\Users\poohg\OneDrive\Desktop\Master_Thesis_Semester\KK Wind ...

```

```

    ↪ Project\Optimization Techniques\GA Optimization full ...
    ↪ system\Step2_SPICE_Model_Integration\MakeLcircuit.c', ...
    ↪ 'C:\Users\poohg\OneDrive\Desktop\Master_Thesis_Semester\KK Wind ...
    ↪ Project\Optimization Techniques\GA Optimization full ...
    ↪ system\Step2_SPICE_Model_Integration\cmplx.h')
151 fprintf('SPICE netlist successfully generated')
152
153
154 %% Introducing Constraint penalty
155
156 function [total_imbalance, imbalance, penalties] = ...
    ↪ busbarFitnessWithPenalty(x)
157 % Define busbar boundaries for each section
158 busbar_bounds = [
159     -315.9, -264.15, 262, 340; % Section 1
160     -315.9, -264.15, 143, 247; % Section 2
161     -315.9, -264.15, 45.5, 128; % Section 3
162 ];
163
164 % Define penalty constants
165 k_rect = 1000; % Penalty constant for rectangular hole
166 k_circ = 1000; % Penalty constant for circular hole
167 k_overlap = 10000; % Penalty constant for overlap
168 k_diversity = 1000; % Penalty constant for diversity
169
170 % Function to calculate gradual penalty for rectangular hole
171 function penalty = gradual_rect_penalty(x, y, width, height, bounds)
172     penalty = 0;
173     if x < bounds(1)
174         penalty = penalty + k_rect * (bounds(1) - x)^2;
175     end
176     if (x + width) > bounds(2)
177         penalty = penalty + k_rect * ((x + width) - bounds(2))^2;
178     end
179     if y < bounds(3)
180         penalty = penalty + k_rect * (bounds(3) - y)^2;
181     end
182     if (y + height) > bounds(4)
183         penalty = penalty + k_rect * ((y + height) - bounds(4))^2;
184     end
185 end
186
187 % Function to calculate gradual penalty for circular hole
188 function penalty = gradual_circ_penalty(x, y, radius, bounds)
189     penalty = 0;
190     if (x - radius) < bounds(1)
191         penalty = penalty + k_circ * (bounds(1) - (x - radius))^2;
192     end
193     if (x + radius) > bounds(2)
194         penalty = penalty + k_circ * ((x + radius) - bounds(2))^2;
195     end
196     if (y - radius) < bounds(3)
197         penalty = penalty + k_circ * (bounds(3) - (y - radius))^2;
198     end
199     if (y + radius) > bounds(4)
200         penalty = penalty + k_circ * ((y + radius) - bounds(4))^2;
201     end
202 end

```



```

203
204 % Function to calculate gradual penalty for hole overlap
205 function penalty = gradual_overlap_penalty(rect_x, rect_y, ...
    ↪ rect_width, rect_height, circ_x, circ_y, circ_radius)
206     penalty = 0;
207     rect_x_max = rect_x + rect_width;
208     rect_y_max = rect_y + rect_height;
209     circ_x_min = circ_x - circ_radius;
210     circ_x_max = circ_x + circ_radius;
211     circ_y_min = circ_y - circ_radius;
212     circ_y_max = circ_y + circ_radius;
213     if rect_x < circ_x_max && rect_x_max > circ_x_min && rect_y < ...
    ↪ circ_y_max && rect_y_max > circ_y_min
214         overlap_area = max(0, min(rect_x_max, circ_x_max) - ...
    ↪ max(rect_x, circ_x_min)) * ...
215             max(0, min(rect_y_max, circ_y_max) - ...
    ↪ max(rect_y, circ_y_min));
216         penalty = k_overlap * overlap_area^2;
217     end
218 end
219
220 % Calculate penalties for all holes in all sections
221 rect_penalty = 0;
222 circ_penalty = 0;
223 overlap_penalty = 0;
224
225 for i = 1:3 % Three sections
226     bounds = busbar_bounds(i, :);
227     rect_penalty = rect_penalty + ...
    ↪ gradual_rect_penalty(x((i-1)*14+1), x((i-1)*14+2), ...
    ↪ x((i-1)*14+3), x((i-1)*14+4), bounds);
228     circ_penalty = circ_penalty + ...
    ↪ gradual_circ_penalty(x((i-1)*14+5), x((i-1)*14+6), ...
    ↪ x((i-1)*14+7), bounds);
229     overlap_penalty = overlap_penalty + ...
    ↪ gradual_overlap_penalty(x((i-1)*14+1), x((i-1)*14+2), ...
    ↪ x((i-1)*14+3), x((i-1)*14+4), x((i-1)*14+5), ...
    ↪ x((i-1)*14+6), x((i-1)*14+7));
230
231     rect_penalty = rect_penalty + ...
    ↪ gradual_rect_penalty(x((i-1)*14+8), x((i-1)*14+9), ...
    ↪ x((i-1)*14+10), x((i-1)*14+11), bounds);
232     circ_penalty = circ_penalty + ...
    ↪ gradual_circ_penalty(x((i-1)*14+12), x((i-1)*14+13), ...
    ↪ x((i-1)*14+14), bounds);
233     overlap_penalty = overlap_penalty + ...
    ↪ gradual_overlap_penalty(x((i-1)*14+8), x((i-1)*14+9), ...
    ↪ x((i-1)*14+10), x((i-1)*14+11), x((i-1)*14+12), ...
    ↪ x((i-1)*14+13), x((i-1)*14+14));
234 end
235
236 % Diversity penalty using distances
237 global state;
238 if isempty(state) || ~isfield(state, 'Population')
239     diversity_penalty_value = 0; % No penalty if no population data
240 else
241     % Compute pairwise distances between current solution and population

```

```

242     distances = pdist2(x, state.Population); % Compute distances ...
           ↳ from x to all other individuals
243     distances(distances == 0) = inf; % Ignore self-distance ...
           ↳ (distance to itself is 0)
244     min_distance = min(distances); % Smallest nonzero distance
245
246     % Define a threshold for diversity
247     diversity_threshold = 10; % Minimum required diversity distance
248
249     % Apply penalty if min_distance is too small
250     if min_distance < diversity_threshold
251         diversity_penalty_value = k_diversity / (1 + min_distance); ...
           ↳ % Larger penalty for closer solutions
252     else
253         diversity_penalty_value = 0; % No penalty if sufficiently ...
           ↳ diverse
254     end
255 end
256
257 % Total penalty
258 penalties = round(rect_penalty + circ_penalty + overlap_penalty + ...
           ↳ diversity_penalty_value, 2);
259
260 % Compute original imbalance score
261 imbalance = busbarFitness(x);
262
263 % Apply penalty to fitness function
264 total_imbalance = imbalance + penalties;
265 end
266
267
268
269 %% Fitness Function
270 function [imbalance, percentage_imbalance, errorMessage, Z, Z_omega] = ...
           ↳ busbarFitness(x)
271 % Define constants
272 inputFileOriginal = ...
           ↳ 'C:\Users\poohg\OneDrive\Desktop\Master_Thesis_Semester\KK ...
           ↳ Wind Project\Optimization Techniques\GA Optimization full ...
           ↳ system\Step4_Introducing_Full_Model\DCneg_SM1_1filament_GA_full_model_AL.inp';
           ↳ % Updated path
273 outputFile = ...
           ↳ 'C:\Users\poohg\OneDrive\Desktop\Master_Thesis_Semester\KK ...
           ↳ Wind Project\Optimization Techniques\GA Optimization full ...
           ↳ system\Step4_Introducing_Full_Model\Modified_Position_GA_full_model.inp'; ...
           ↳ % Updated path and file name
274
275 targetFrequency = 10000; % Target frequency (Hz)
276 errorMessage = '';
277
278 % FastHenry COM object initialization
279 try
280     fh = actxserver('FastHenry2.Document');
281 catch ME
282     errorMessage = sprintf('Error initializing FastHenry2: %s\n', ...
           ↳ ME.message);
283     fprintf('%s\n', errorMessage);
284     imbalance = inf;

```

```

285         return;
286     end
287
288     try
289         % Read the original file content
290         fileContent = fileread(inputFileOriginal);
291
292         % Define the original hole line to be removed
293         originalHoleLine = '+             hole rect ...
                ↪ (-299.14912108776,154.99969853018436,333.09999999981636,-295.1494921179811,234.999
294
295         % Remove the original hole line
296         newFileContent = strrep(fileContent, originalHoleLine, '');
297
298         % Find the position where the original hole line was located
299         holePosition = strfind(fileContent, originalHoleLine);
300         if isempty(holePosition)
301             error('Could not find the original hole line.');
```

```

337     end
338
339     % Circular hole 2 existence check
340     exist_idx_circ2 = IntCon(4*i + 4);
341     if x(exist_idx_circ2) == 1
342         circHoleLine = sprintf('+         hole circle ...
343                               ↪ (%0.1f,%0.1f,333.09999999981636,%0.1f)',...
344                               x(circ_idx_2(1)), x(circ_idx_2(2)), x(circ_idx_2(3)));
345         newHoleLines = newHoleLines + circHoleLine + newline;
346     end
347 end
348
349 % Insert the new holes in the file at the original hole's position
350 newFileContent = [fileContent(1:holePosition-1), newHoleLines, ...
351                  ↪ fileContent(holePosition+length(originalHoleLine):end)];
352
353 % Node replacements
354 node_443 = 'NFHNode443 x=-210.39999999999998 y=195.0 z=353.1';
355 nodeReplacement_443 = sprintf('NFHNode443 x=-210.39999999999998 ...
356                               ↪ y=%0.2f z=353.1', x(43));
357
358 node_444 = 'NFHNode444 x=-264.15 y=195.0 z=353.1';
359 nodeReplacement_444 = sprintf('NFHNode444 x=-264.15 y=%0.2f ...
360                               ↪ z=353.1', x(43));
361
362 node_446 = 'NFHNode446 x=-210.4 y=195.0 z=353.1';
363 nodeReplacement_446 = sprintf('NFHNode446 x=-210.4 y=%0.2f z=353.1', ...
364                               ↪ x(43));
365
366 node_447 = 'NFHNode447 x=-210.39999999999995 y=-130.00000000000006 ...
367                               ↪ z=153.10000000000005';
368 nodeReplacement_447 = sprintf('NFHNode447 x=-210.39999999999995 ...
369                               ↪ y=%0.2f z=%0.2f', -130.00000000000006 -195.0 + x(43), x(44));
370
371 node_output_busbar = 'Noutput_busbar_interface x=-264.1499999856986 ...
372                               ↪ y=194.99999999138097 z=334.0999999997084';
373 nodeReplacement_output_busbar = sprintf('Noutput_busbar_interface ...
374                               ↪ x=-264.1499999856986 y=%0.2f z=334.0999999997084', x(43));
375
376 node_450 = 'NFHNode450 x=-210.39999999999995 y=194.99999999999994 ...
377                               ↪ z=153.09999999999997';
378 nodeReplacement_450 = sprintf('NFHNode450 x=-210.39999999999995 ...
379                               ↪ y=%0.1f z=%0.1f', x(43), x(44));
380
381 % Apply node replacements
382 newFileContent = strrep(newFileContent, node_443, nodeReplacement_443);
383 newFileContent = strrep(newFileContent, node_444, nodeReplacement_444);
384 newFileContent = strrep(newFileContent, node_446, nodeReplacement_446);
385 newFileContent = strrep(newFileContent, node_447, nodeReplacement_447);
386 newFileContent = strrep(newFileContent, node_output_busbar, ...
387                               ↪ nodeReplacement_output_busbar);
388 newFileContent = strrep(newFileContent, node_450, nodeReplacement_450);
389
390 % Write the new content to the output file
391 fid = fopen(outputFile, 'w');

```

```

383     fprintf(fid, '%s', newFileContent);
384     fclose(fid);
385 catch ME
386     errorMessage = sprintf('Error modifying the input file: %s', ...
387         ↪ ME.message);
387     fprintf('%s\n', errorMessage);
388     imbalance = inf;
389     return;
390 end
391 % Run FastHenry with modified file
392 try
393     couldRun = invoke(fh, 'Run', ['"'"' outputFile '"']);
394     if ~couldRun
395         errorMessage = sprintf('Error running FastHenry with file: ...
396             ↪ %s', outputFile);
396         fprintf('%s\n', errorMessage);
397         imbalance = inf;
398         return;
399     end
400
401     % Show FastHenry console window
402     %invoke(fh, 'ShowWindow');
403     %disp('FastHenry console window is now visible.');
```

404

```

405 % Wait for simulation to complete
406 while invoke(fh, 'IsRunning')
407     pause(1);
408 end
409
410 % Retrieve frequencies
411 frequenciesCell = invoke(fh, 'GetFrequencies');
412 if isempty(frequenciesCell)
413     error('No frequencies returned from FastHenry.');
```

414

```

414     end
415     frequencies = cell2mat(frequenciesCell);
416
417 % Find index of target frequency
418 [~, targetIdx] = min(abs(frequencies - targetFrequency));
419 targetFreq = frequencies(targetIdx);
420 %disp(['Target Frequency: ', num2str(targetFreq), ' Hz']);
421
422 % Retrieve impedance and resistance data for the target frequency
423 rawImpedance = invoke(fh, 'GetInductance');
424 rawResistance = invoke(fh, 'GetResistance');
```

425

```

425
426 if isempty(rawImpedance) || isempty(rawResistance)
427     error('No impedance or resistance data returned.');
```

428

```

428     end
429
430 % Determine the matrix dimensions dynamically (assuming square ...
431     ↪ matrix)
432 numElements = numel(rawImpedance(targetIdx, :));
433 numNodes = sqrt(numElements);
434 if mod(numElements, numNodes) ≠ 0
435     error('Matrix dimensions are not square.');
```

436

```

436     end
437
437 % Extract and reshape resistance and inductance matrices
```

```

438         R_matrix = reshape(cellfun(@double, rawResistance(targetIdx, ...
439             ↪ :)), [numNodes, numNodes]);
440
441         L_matrix = reshape(cellfun(@double, rawImpedance(targetIdx, ...
442             ↪ :)), [numNodes, numNodes]);
443
444         % Compute impedance Z
445         omega = 2 * pi * targetFrequency;
446         Z_omega = R_matrix + 1i * omega * L_matrix;
447         Z = R_matrix + 1i*L_matrix;
448
449         % Display the computed impedance matrix
450         %disp(['Impedance Matrix at ', num2str(targetFrequency), ' ...
451             ↪ Hz:']);
452         %disp(Z);
453
454         % % Time Domain Simulation
455         % imag_inv = inv(imag(Z));
456         %
457         % dt=0.01e-6;
458         % nmax = round(50e-6/dt);
459         % time=dt*(0:(nmax-1));
460         % ii=zeros(2,nmax);
461         % L = 51.15e-6;
462         % V_expected = 1350;
463         % t = 50e-6;
464         % expected_I = V_expected*t/L;
465         % expected_I_r1 = 3777.48;
466         %
467         % vtot = ones(2, nmax); % Initialize voltage array (scaled ...
468             ↪ externally)
469         % x = 1.0; % Scaling factor
470         % current_sum = 0; % Initialize current sum
471         %
472         % while current_sum < round(expected_I)
473         %     for n = 2:nmax
474         %         vr(:, n) = real(Z) * ii(:, n-1); % Voltage ...
475             ↪ across resistance
476         %         vl(:, n) = vtot(:, n) - vr(:, n); % Voltage across ...
477             ↪ inductance
478         %         ii(:, n) = ii(:, n-1) + imag_inv * dt * vl(:, n); % ...
479             ↪ Update current
480         %     end
481         %
482         %     current_sum = sum(ii(1, end) + ii(2, end)); % Calculate ...
483             ↪ total current
484         %
485         %     if current_sum < round(expected_I)
486         %         x = x + 0.1; % Increment voltage scaling
487         %         vtot = x * ones(2, nmax); % Apply scaling
488         %     else
489         %         break;
490         %     end
491         % end
492         %
493         % % Calculate imbalance at 47 μs
494         % idx_47us = round(nmax * 47 / 50);
495         % current_mod1 = ii(2, idx_47us);
496         % current_mod3 = ii(1, idx_47us);

```

```

488     % imbalance = abs(current_mod1 - current_mod3);
489     % percentage_imbalance = imbalance*100;
490     % Frequency Domain Simulation (for any square impedance matrix Z_omega)
491     % Compute reference current response with unit voltage
492     V_injected = 100*ones(numNodes, 1);
493     I_f = inv(Z_omega) * (V_injected);
494     I_f_mod = abs(I_f);
495
496     % Imbalance computed from distance from the mean
497     I_f_mean = mean(I_f_mod);
498     % Compute imbalance for each node
499     percentage_imbalance = ((abs(I_f_mod - ...
    ↪ I_f_mean))/I_f_mean)*100;
500
501     % Compute variance of imbalance (fitness function)
502     imbalance = var(I_f_mod);
503
504     % Store variables in the workspace
505     %assignin('base', 'I_f_mod', I_f_mod);
506     %assignin('base', 'I_f_mean', I_f_mean);
507     assignin('base', 'percentage_imbalance', percentage_imbalance);
508     assignin('base', 'imbalance', imbalance);
509     %assignin('base', 'a', a);
510     %assignin('base', 'percentage_imbalance', percentage_imbalance);
511
512     catch ME
513         errorMessage = sprintf('Error in FastHenry simulation: %s', ...
    ↪ ME.message);
514         fprintf('%s\n', errorMessage);
515         imbalance = inf;
516         percentage_imbalance = inf;
517         % I_f = [];
518         % I_f_mean = [];
519         % V_injected = [];
520         % percentage_imbalance = [];
521     end
522
523     % Cleanup FastHenry
524     try
525         invoke(fh, 'Quit');
526         release(fh);
527     catch ME
528         errorMessage = sprintf('Error terminating FastHenry2: %s', ...
    ↪ ME.message);
529         fprintf('%s\n', errorMessage);
530     end
531 end
532
533
534 %% GA Output Function for Visualization and Custom Stopping Criterion
535
536 function [state, options, optchanged] = gaOutputFcn(options, state, flag)
537     persistent bestHistory populationHistory
538     optchanged = false;
539     switch flag
540     case 'init'
541         disp('Starting Genetic Algorithm...');
542         bestHistory = [];

```

```


543     populationHistory = struct('GenerationData', {});
544     figure; hold on;
545     xlabel('Generation'); ylabel('Best Fitness');
546     title('GA Convergence');
547     case 'iter'
548         [bestFit, ~] = min(state.Score); % Best fitness value and ...
549         ↪ its index
550         bestHistory(end+1) = bestFit; % Track the best fitness
551
552         % Calculate percentage imbalance, error messages, imbalance, ...
553         ↪ raw imbalance, and penalties for each genome
554         percentageImbalance = cell(size(state.Population, 1), 1);
555         errorMessages = cell(size(state.Population, 1), 1);
556         imbalance = zeros(size(state.Population, 1), 1);
557         raw_imbalance = zeros(size(state.Population, 1), 1); % Track ...
558         ↪ raw imbalance
559         penalties = zeros(size(state.Population, 1), 1); % Track ...
560         ↪ penalties
561         maxPercentageImbalance = zeros(size(state.Population, 1), ...
562         ↪ 1); % Track max percentage imbalance
563
564         for i = 1:size(state.Population, 1)
565             try
566                 [imbalance(i), raw_imbalance(i), penalties(i)] = ...
567                 ↪ busbarFitnessWithPenalty(state.Population(i, :));
568                 [~, percentageImbalance{i}, errorMessages{i}, ~, ~] = ...
569                 ↪ busbarFitness(state.Population(i, :));
570                 maxPercentageImbalance(i) = max(percentageImbalance{i});
571             catch ME
572                 percentageImbalance{i} = inf;
573                 errorMessages{i} = ME.message;
574                 imbalance(i) = inf;
575                 raw_imbalance(i) = inf;
576                 penalties(i) = inf;
577                 maxPercentageImbalance(i) = inf;
578             end
579         end
580
581         % Store each population member's data together
582         populationHistory(state.Generation).GenerationData = ...
583         ↪ arrayfun(@(i) struct( ...
584         ↪ 'Genome', state.Population(i, :), ...
585         ↪ 'PercentageImbalance', percentageImbalance{i}, ...
586         ↪ 'ErrorMessage', errorMessages{i}, ...
587         ↪ 'Imbalance', imbalance(i), ...
588         ↪ 'RawImbalance', raw_imbalance(i), ...
589         ↪ 'Penalties', penalties(i), ...
590         ↪ 'MaxPercentageImbalance', maxPercentageImbalance(i)), ...
591         ↪ 1:size(state.Population, 1));
592
593         fprintf('Generation %d: Best Fitness = %.4f\n', ...
594         ↪ state.Generation, bestFit);
595         plot(state.Generation, bestFit, 'bo-'); % Plot best fitness
596         drawnow;
597
598         % Custom stopping criterion
599         if all(maxPercentageImbalance < 4)

```




```

590         disp('Stopping criterion met: Maximum percentage ...
           ↳ imbalance is less than 5%');
591         state.StopFlag = 'Maximum percentage imbalance is less ...
           ↳ than 5%';
592     end
593
594     case 'done'
595         disp('Genetic Algorithm Completed.');
```



```

596         assignin('base', 'bestHistory', bestHistory);
597         assignin('base', 'populationHistory', populationHistory);
598
599         % 2D Convergence Plot
600         figure;
601         plot(1:length(bestHistory), bestHistory, 'r-o', 'LineWidth', 2);
602         xlabel('Generation'); ylabel('Best Fitness');
603         title('Genetic Algorithm Convergence (2D)');
604         grid on;
605     end
606 end
607
608 %% Function to Save Best Cutout Design
609 function saveBestDesign(bestFile, x_opt, IntCon)
610 % Define constants
611 inputFileOriginal = ...
           ↳ 'C:\Users\poohg\OneDrive\Desktop\Master_Thesis_Semester\KK Wind ...
           ↳ Project\Optimization Techniques\GA Optimization full ...
           ↳ system\Step4_Introducing_Full_Model\DCneg_SM1_1filament_GA_full_model_AL.inp';
612
613 try
614     % Read the original file content
615     fileContent = fileread(inputFileOriginal);
616
617     % Define the original hole line to be removed
618     originalHoleLine = '+          hole rect ...
           ↳ (-299.14912108776,154.99969853018436,333.09999999981636,-295.1494921179811,234.999
619
620     % Remove the original hole line
621     newFileContent = strrep(fileContent, originalHoleLine, '');
622
623     % Find the position where the original hole line was located
624     holePosition = strfind(fileContent, originalHoleLine);
625     if isempty(holePosition)
626         error('Could not find the original hole line.');
```



```

627     end
628
629     % Initialize a string for new holes
630     newHoleLines = "";
631     %IntCon = [45 46      47 48 49 50 51 52 53 54 55 56];
632
633     % Generate the correct indexing for 3 sections (2 holes per section)
634     for i = 0:2 % Three sections (indexing shift)
635         rect_idx = [1,2,3,4] + i*14; % x, y, width, height
636         circ_idx = [5,6,7] + i*14; % x, y, radius
637         rect_idx_2 = [8,9,10,11] + i*14; % Second rectangle in section
638         circ_idx_2 = [12,13,14] + i*14; % Second circle in section
639
640         % Rectangular hole 1 existence check
641         exist_idx_rect1 = IntCon(4*i + 1); % Correct alternating pattern

```

```

642
643     if x_opt(exist_idx_rect1) == 1
644         rectHoleLine = sprintf('+             hole rect ...
        ↳ (%0.1f,%0.1f,333.09999999981636,%0.1f,%0.1f,333.09999999981636)',...
645         x_opt(rect_idx(1)), x_opt(rect_idx(2)), x_opt(rect_idx(1)) + ...
        ↳ x_opt(rect_idx(3)), x_opt(rect_idx(2)) + ...
        ↳ x_opt(rect_idx(4)));
646         newHoleLines = newHoleLines + rectHoleLine + newline;
647     end
648
649     % Circular hole 1 existence check
650     exist_idx_circ1 = IntCon(4*i + 2);
651     if x_opt(exist_idx_circ1) == 1
652         circHoleLine = sprintf('+             hole circle ...
        ↳ (%0.1f,%0.1f,333.09999999981636,%0.1f)',...
653         x_opt(circ_idx(1)), x_opt(circ_idx(2)), x_opt(circ_idx(3)));
654         newHoleLines = newHoleLines + circHoleLine + newline;
655     end
656
657     % Rectangular hole 2 existence check
658     exist_idx_rect2 = IntCon(4*i + 3);
659     if x_opt(exist_idx_rect2) == 1
660         rectHoleLine = sprintf('+             hole rect ...
        ↳ (%0.1f,%0.1f,333.09999999981636,%0.1f,%0.1f,333.09999999981636)',...
661         x_opt(rect_idx_2(1)), x_opt(rect_idx_2(2)), ...
        ↳ x_opt(rect_idx_2(1)) + x_opt(rect_idx_2(3)), ...
        ↳ x_opt(rect_idx_2(2)) + x_opt(rect_idx_2(4)));
662         newHoleLines = newHoleLines + rectHoleLine + newline;
663     end
664
665     % Circular hole 2 existence check
666     exist_idx_circ2 = IntCon(4*i + 4);
667     if x_opt(exist_idx_circ2) == 1
668         circHoleLine = sprintf('+             hole circle ...
        ↳ (%0.1f,%0.1f,333.09999999981636,%0.1f)',...
669         x_opt(circ_idx_2(1)), x_opt(circ_idx_2(2)), ...
        ↳ x_opt(circ_idx_2(3)));
670         newHoleLines = newHoleLines + circHoleLine + newline;
671     end
672 end
673
674     % Insert the new holes in the file at the original hole's position
675     newFileContent = [fileContent(1:holePosition-1), newHoleLines, ...
        ↳ fileContent(holePosition+length(originalHoleLine):end)];
676
677     % Node replacements
678     node_443 = 'NFHNode443 x=-210.39999999999998 y=195.0 z=353.1';
679     nodeReplacement_443 = sprintf('NFHNode443 x=-210.39999999999998 ...
        ↳ y=%0.2f z=353.1', x_opt(43));
680     node_444 = 'NFHNode444 x=-264.15 y=195.0 z=353.1';
681     nodeReplacement_444 = sprintf('NFHNode444 x=-264.15 y=%0.2f ...
        ↳ z=353.1', x_opt(43));
682     node_446 = 'NFHNode446 x=-210.4 y=195.0 z=353.1';
683     nodeReplacement_446 = sprintf('NFHNode446 x=-210.4 y=%0.2f z=353.1', ...
        ↳ x_opt(43));
684     node_447 = 'NFHNode447 x=-210.39999999999995 y=-130.00000000000006 ...
        ↳ z=153.10000000000005';

```

```

685     nodeReplacement_447 = sprintf('NFHNode447 x=-210.39999999999995 ...
        ↳ y=%0.2f z=%0.2f', -130.00000000000006 -195.0 + x_opt(43), ...
        ↳ x_opt(44));
686     node_output_busbar = 'Noutput_busbar_interface x=-264.1499999856986 ...
        ↳ y=194.99999999138097 z=334.0999999997084';
687     nodeReplacement_output_busbar = sprintf('Noutput_busbar_interface ...
        ↳ x=-264.1499999856986 y=%0.2f z=334.0999999997084', x_opt(43));
688     node_450 = 'NFHNode450 x=-210.39999999999995 y=194.99999999999994 ...
        ↳ z=153.09999999999997';
689     nodeReplacement_450 = sprintf('NFHNode450 x=-210.39999999999995 ...
        ↳ y=%0.1f z=%0.1f', x_opt(43), x_opt(44));
690
691     % Apply node replacements
692     newFileContent = strrep(newFileContent, node_443, nodeReplacement_443);
693     newFileContent = strrep(newFileContent, node_444, nodeReplacement_444);
694     newFileContent = strrep(newFileContent, node_446, nodeReplacement_446);
695     newFileContent = strrep(newFileContent, node_447, nodeReplacement_447);
696     newFileContent = strrep(newFileContent, node_output_busbar, ...
        ↳ nodeReplacement_output_busbar);
697     newFileContent = strrep(newFileContent, node_450, nodeReplacement_450);
698
699     % Write the new content to the output file
700     fid = fopen(bestFile, 'w');
701     fprintf(fid, '%s', newFileContent);
702     fclose(fid);
703     fprintf('Best cutout design saved in: %s\n', bestFile);
704
705     catch ME
706         fprintf('**Error writing to file: %s*\n', bestFile);
707         fprintf('**Error message:** %s\n', ME.message);
708         fprintf('**Stack trace:**\n');
709         disp(ME.stack);
710         return;
711     end
712
713     % FastHenry COM object initialization for showing the window
714     try
715         fh = actxserver('FastHenry2.Document');
716         invoke(fh, 'ShowWindow');
717         disp('FastHenry console window is now visible.');
```

```

718     catch ME
719         fprintf('Error opening FastHenry window: %s\n', ME.message);
720     end
721
722     end
723
724
725     %% SPICE Model Integration
726
727     function generateSpiceNetlist(inputFile, outputFile, cFilePath, hFilePath)
728         % generateSpiceNetlist - Generates a SPICE netlist using FastHenry C ...
        ↳ code
729
730         % Syntax: generateSpiceNetlist(inputFile, outputFile, frequency, ...
        ↳ cFilePath, hFilePath)
731
732         % Inputs:
733         %     inputFile - The input file for FastHenry

```

```
734 %     outputFile - The output SPICE netlist file
735 %     frequency - The frequency for the equivalent circuit
736 %     cFilePath - Full path to MakeLcircuit2.c
737 %     hFilePath - Full path to cmplx.h
738
739 % Compile the C code
740 compileCommand = sprintf('gcc -o MakeLcircuit "%s" "%s"', cFilePath, ...
    ↪ hFilePath);
741 [status, cmdout] = system(compileCommand);
742 if status ≠ 0
743     error('Error compiling C code: %s', cmdout);
744 end
745
746 % Run the compiled C code
747 runCommand = sprintf('MakeLcircuit "%s" > "%s"', inputFile, outputFile);
748 [status, cmdout] = system(runCommand);
749 if status ≠ 0
750     error('Error running C code: %s', cmdout);
751 end
752
753 fprintf('SPICE netlist generated successfully: %s\n', outputFile);
754
755 % Open the SPICE file in Notepad (Windows)
756 system(sprintf('notepad "%s"', outputFile));
757 end
```

Appendix C Theory

C.1 Power Electronics Devices

Power electronics has become an indispensable pillar of modern electrical engineering, enabling the efficient conversion, control, and conditioning of electric power across a wide spectrum of applications—from industrial drives and renewable energy systems to electric vehicles and PtX. At the core of these systems are power semiconductor devices, which have evolved from early bipolar junction transistors and thyristors to advanced MOSFETs, IGBTs, and wide-bandgap devices like SiC and GaN.

The power semi-conductor devices handle high voltages and currents while switching at high frequencies, making them essential for achieving compact, efficient, and reliable power conversion. The integration of these devices into power modules has further enhanced their thermal and electrical performance, allowing for higher power densities and modular scalability.

C.1.1 Device Paralleling

Looking at the current trends of higher power demands, IGBTs and MOSFET power modules are gaining popularity due to their paralleling potential. It begs the question why these devices are more suited towards connecting in parallel as compared to other power devices such as BJTs, Thyristors and SCRs etc.

There are certain aspects which enable the devices to stand out. Following are some of the reasons:

- **Positive Temperature Coefficient** - Both IGBTs and MOSFETs exhibit positive temperature co-efficient in their on-state characteristics which favors uniform current distribution within chips. This self-balancing feature with continuous conduction makes them ideal for paralleling.
- **Voltage-Controlled Operation** - These devices are voltage-driven, as opposed to their current-controlled counter parts requiring careful current injection for operation. The voltages can be better controlled by the gate-driver units allowing paralleling operation of multiple power devices.
- **Fast Switching and Controlled Turn-off** - IGBTs and MOSFETs can be turned on and off precisely using gate signals, allowing for synchronized switching in parallel configurations. While Thyristors and SCRs latch on and cannot be turned off by gate control. They require external commutation circuits, making synchronized parallel operation complex and unreliable. The complexity of circuits with high component counts for the Thyristors and SCRs making it a costly construction.

C.2 Challenges with Parasitics

In high-power electronic systems, it is common to connect these multiple semiconductor devices in parallel to share current and increase overall power handling capability. At first glance, these devices might appear to inherently balance their current distribution due to their self-regulating electrical characteristics. For instance, a MOSFET with a higher current will heat up, leading to an increase in $R_{DS(on)}$, and thereby reducing its

current. Similarly, an IGBT's $V_{CE(on)}$ rises with temperature, theoretically pushing the device toward balanced operation.

However, practical implementation reveals that self-balancing alone is often insufficient.

Parasitic Balancing in Parallel Devices: Why It Is Essential?

The self-balancing effect is not instantaneous and is only effective in steady-state conditions. During switching or transient events, self-balancing mechanisms cannot react quickly enough to mitigate current imbalances. Therefore, both internal and external parasitic balancing is critical to ensure reliable, safe, and uniform current sharing among parallel-connected devices.

One of the key issues is that during turn-on, current distribution is highly sensitive to, parasitic inductances, and device threshold mismatches. If even one device conduct more current than its counterparts, the risks of thermal or electrical overstress rises.

Additionally, high-speed switching introduces significant voltage transients due to parasitic inductances in PCB traces or bond wires. These fast, high-energy transitions can lead to voltage overshoot, ringing, or oscillations, especially if one path has significantly lower inductance.

Furthermore, asymmetries in PCB or busbar layout—such as trace length, via count, or pad positioning—can introduce unequal inductive and resistive paths. This undermines the electrical environment of each device, preventing natural balancing.


To address these concerns, designers must ensure both:

- **Internal Balancing:** Symmetric design of the module—e.g., matched bond wires and emitter paths.
- **External Balancing:** Symmetric PCB or busbar layout to equalize impedance from each device to the power source and load.


Therefore, Even though self-balancing characteristics are helpful during continuous conduction, they are not sufficient for dynamic conditions in high-speed power converters. Meticulous internal and external layout design is necessary to prevent current concentration, ensure reliable operation, and protect against premature device failure in parallel power modules. This makes it is necessary to model such parameters to quantify the imbalances and mitigate the issues caused due to these imbalances.

Appendix D Lab Test Results

D.1 Mid-point connection at $z = 153$ mm




(a) Current Sharing - Variant 1




(b) Voltage Graphs - Variant 1

Figure D.1: Mid-point connection - Variant 1




(a) Current Sharing - Variant 2




(b) Voltage Graphs - Variant 2

Figure D.2: Mid-point connection - Variant 2




(a) Current Sharing - Variant 3




(b) Voltage Graphs - Variant 3

Figure D.3: Mid-point connection - Variant 3

D.2 End-point connection at $z = 153$ mm




(a) Current Sharing - Variant 1




(b) Voltage Graphs - Variant 1

Figure D.4: End-point connection - Variant 1




(a) Current Sharing - Variant 2




(b) Voltage Graphs - Variant 2

Figure D.5: End-point connection - Variant 2




(a) Current Sharing - Variant 3





(b) Voltage Graphs - Variant 3

Figure D.6: End-point connection - Variant 3

D.3 End-point connection at $z = 103$ mm




(a) Current Sharing - Variant 1




(b) Voltage Graphs - Variant 1

Figure D.7: End-point connection - Variant 1




(a) Current Sharing - Variant 2





(b) Voltage Graphs - Variant 2

Figure D.8: End-point connection - Variant 2



(a) Current Sharing - Variant 3



(b) Voltage Graphs - Variant 3

Figure D.9: End-point connection - Variant 3