Design and Implementation of a Novel Dataflow Model and an Intermediate Representation Language for High Level Synthesis on Field Programmable Gate Arrays

Jeppe Græsdal Johansen

December 3, 2012
Title:
Design and Implementation of a Novel Dataflow Model and an Intermediate Representation Language for High Level Synthesis on Field Programmable Gate Arrays

Project period:
10th semester, 2012

Project group:
12gr1042

Participant:
Jeppe Græsdal Johansen

Number of copies: 5
Number of pages: 52
Appendices: CD-ROM
Finished 3rd of December 2012

Abstract:

FPGAs are large matrices of logic blocks which operate concurrently. Their design allow massive parallel processing of data, but the limiting factor is often the tools and design methodologies used to program them with.

Many different languages exist that try to solve this problem, but not many enjoy widespread use due to limitations in either the level of abstraction they offer, or limitations in what performance they can deliver compared to traditional low-level designs.

The report looks at a few of such high level languages, and the design of an early supercomputer architecture is investigated. The report proposes a new dataflow model which adopt the good features of all of those. A high-level intermediate representation language is designed to effectively express the dataflow in this proposed dataflow model. Further, a number of heuristics are proposed which are designed to facilitate optimization of the generated FPGA design.

The result is a dataflow model which is remarkable in its simplicity, and is tailored well for expressing complex digital signal processing algorithms.

A comparison between another high-level synthesis language shows that the overall execution speed performance is slightly lower. However, the area required was comparable to other solutions. The more flexible dataflow model increases transport overhead, but it greatly increases the expressive power of the model.
Preface

This report documents the work done by group 12gr1042 during their project on the 4th semester project of the master with specialization in Applied Signal Processing and Implementation at Aalborg University and is titled: *Design and Implementation of a Novel Dataflow Model and an Intermediate Representation Language for High Level Synthesis on Field Programmable Gate Arrays.*

The report is organized into 6 parts:

**Introduction** This section investigates FPGAs, and the challenges in designing programs for them. A number of previous solutions are investigated.

**Analysis** Based on the technologies investigated in the introduction, a new design for a dataflow model, an intermediate representation language, and a set of heuristics are proposed to solve the issues of designing FPGA systems.

**Specification** This section describes the syntax of the proposed language.

**Implementation** The implementation of a compiler which can compile the intermediate representation into Verilog HDL code is described.

**Test** A testcase is performed, where a program is compiled and synthesized, and the resulting FPGA program is compared to previous implementations of it in another high-level synthesis language.

**Conclusion** The project is concluded, the results of the project are discussed, and potential subjects for future work is discussed.

The CD contains the source code for the compiler implementation, and example code.

---

Jeppe Græsdal Johansen
# Contents

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Preface</td>
<td>1</td>
</tr>
<tr>
<td><strong>Report</strong></td>
<td></td>
</tr>
<tr>
<td>1 Introduction</td>
<td></td>
</tr>
<tr>
<td>1.1 FPGAs</td>
<td>3</td>
</tr>
<tr>
<td>1.2 FPGA programming</td>
<td>4</td>
</tr>
<tr>
<td>1.2.1 FPGA-Oberon</td>
<td>5</td>
</tr>
<tr>
<td>1.2.2 CAL</td>
<td>5</td>
</tr>
<tr>
<td>1.2.3 Vivado HLS</td>
<td>6</td>
</tr>
<tr>
<td>1.3 Decoupled Access/Execute Architectures</td>
<td>6</td>
</tr>
<tr>
<td>2 Analysis</td>
<td>9</td>
</tr>
<tr>
<td>2.1 Problem definition</td>
<td>9</td>
</tr>
<tr>
<td>2.2 Problem scope</td>
<td>9</td>
</tr>
<tr>
<td>2.3 Proposed methodology</td>
<td>9</td>
</tr>
<tr>
<td>2.4 Dataflow model</td>
<td>9</td>
</tr>
<tr>
<td>2.4.1 Design objective</td>
<td>9</td>
</tr>
<tr>
<td>2.4.2 Datapath with coarse-grained synchronization</td>
<td>10</td>
</tr>
<tr>
<td>2.4.3 Datapath with fine-grained synchronization</td>
<td>10</td>
</tr>
<tr>
<td>2.4.4 Memory access</td>
<td>11</td>
</tr>
<tr>
<td>2.5 Functional units primitives</td>
<td>11</td>
</tr>
<tr>
<td>2.5.1 Constants</td>
<td>11</td>
</tr>
<tr>
<td>2.5.2 Arithmetic operations</td>
<td>12</td>
</tr>
<tr>
<td>2.5.3 Memory blocks and load/store units</td>
<td>13</td>
</tr>
<tr>
<td>2.5.4 Maintaining synchronicity</td>
<td>13</td>
</tr>
<tr>
<td>2.5.5 Memory units</td>
<td>14</td>
</tr>
<tr>
<td>2.5.6 Accumulator units</td>
<td>14</td>
</tr>
<tr>
<td>2.6 Language structure</td>
<td>14</td>
</tr>
<tr>
<td>2.6.1 Values</td>
<td>15</td>
</tr>
<tr>
<td>2.6.2 Operations</td>
<td>15</td>
</tr>
<tr>
<td>2.6.3 Assignments</td>
<td>15</td>
</tr>
<tr>
<td>2.6.4 Function calls</td>
<td>15</td>
</tr>
<tr>
<td>2.6.5 Control structures</td>
<td>16</td>
</tr>
<tr>
<td>2.6.6 Data types</td>
<td>16</td>
</tr>
<tr>
<td>2.6.7 Memory allocation</td>
<td>18</td>
</tr>
<tr>
<td>2.7 Compilation process</td>
<td>18</td>
</tr>
<tr>
<td>2.7.1 IR processing</td>
<td>20</td>
</tr>
<tr>
<td>2.8 Heuristics</td>
<td>20</td>
</tr>
<tr>
<td>2.8.1 Loop body heuristics</td>
<td>20</td>
</tr>
<tr>
<td>2.8.2 Loop transformations</td>
<td>22</td>
</tr>
</tbody>
</table>
Part I
Report
1.1 FPGAs

In different places in electronics there will always be a need to process huge amounts of data in a short time. Technologies such as video compression, wireless communication, and computer vision are examples of computing domains where massive amounts of data needs to be processed in realtime. For a long time in the history of integrated circuits, the only option for system designers was to design an ASIC (application specific integrated circuit) from scratch and put it in mass production. Designing a chip from scratch was an expensive and time consuming process, and problems in the chip after manufacture were hard to fix.

At some point companies started to offer devices that could be programmed to perform logic operations. This allowed system designers to either prototype using those devices first, or build their entire systems in programmable logic.

Today there are many different kinds of programmable logic devices on the market which can emulate the freeform nature of large ASICs (Application Specific Integrated Circuits), one of them being Field Programmable Gate Arrays (FPGAs).

The earliest generations of FPGAs sprung up in the late 1980’s. They simply consisted of a large matrix of logic blocks and a number of interfaces to the outside world in the form of IO blocks. The logic blocks performed simple look-up functions from a number of inputs, and could in some cases latch the output. By allowing almost arbitrary routing between the individual logic blocks complex digital systems could be created. Figure 1.1 shows an view inside a simplified version of a modern FPGA, and illustrates how a logic block often can be configured. The routing fabric spans the entire chip, but some FPGAs might include different kinds of interconnects to improve performance. Some might be long buffered wires which are meant to transport signals very far inside the chip, or there might be very short routes which are meant to connect neighbouring logic blocks.

Figure 1.1: A simplified illustration of an FPGA logic block, or "slice" in Xilinx terms. The LUT performs a combinatorial function of a number of inputs. The carry unit will calculate carry and the sum of three inputs, allowing very few blocks to be combined into simple integer arithmetic units.
The basic structure of FPGAs has largely stayed the same, but in the last few generations chip designers have started to integrate more complex features, such as hardware multipliers, embedded RAM (Random Access Memory), advanced clock synthesis units, and more advanced IO signaling options. Those options are winning larger acceptance due to the rising need of integrating a systems complexity on a single chip, that can be required to maintain high data throughput, and operating frequency. Utilizing those resources effectively is instrumental in extracting the power of the FPGA design.

### 1.2 FPGA programming

Designing firmware for FPGAs is different from designing software for a traditional general purpose processor (GPP). In a GPP system, a programmer can mostly assume that the processor executes a stream of simple instructions in a sequential order; however, on an FPGA there is no such concept as instructions. The FPGA fabric needs to be programmed to do something first, and all the logic has to be interconnected to make sense. Creating this architecture has been, and still is, a very complicated task.

An example tool flow for FPGAs can be seen in figure 1.2. Here the tool flow is compared to one that might be used for a GPP system. Both end up in a binary stream of data, which can be effectively understood by the hardware itself, but often only specific versions of the hardware. The next step up in abstraction in this comparison is assembly code and RTL (Register Transfer Level) code. In assembly code the instructions that a processor executes simply have a textual representation. The same is the idea behind RTL code where the individual gates and wires between them are represented as text. Already at this step the direct connection between physical FPGA fabric and the representation of the code is gone, unless the RTL description very specifically is tailored to specifying what the individual logic blocks in the FPGA do.

HDL (Hardware Description Language) code represents the next logical step up in abstraction from RTL descriptions. Two major HDL languages often used today are Verilog and VHDL. They were developed to ease development of ASIC and programmable logic devices, by integrating the features needed to both describe the behaviour of physical hardware, and the test code needed to verify that it worked. These languages introduced higher abstraction of some operations, such as integer arithmetic.

A HDL compiler usually does three steps: Synthesis, Map, and "Place and Route". The synthesis step translates the different operations in the HDL code into hardware operations that the compiler and the FPGA fabric supports. Not all operations are synthesizable. For example, floating point operations are rarely synthesizable, although supported in both Verilog and VHDL code. The Map step will translate any logic and operations from the synthesis step into logic blocks and other hardware available in the target FPGA, and finally Place and Route will decide where to place all the different blocks inside the FPGA, and tie them together with routing fabric.

Writing systems in HDL code is a very complicated task. The basic problem is that their scope still is very low-level, even though many of the popular HDL languages have enjoyed many modernizing extensions over the years. The low level of abstractions require designers to think at a very low level from the start of the design cycle when...
assigning functionality to different sub-modules of a design. Many have tried to develop languages that give a higher abstraction of the hardware, but not many have won broad acceptance as being an acceptable tool as a replacement for traditional HDL design. These classes of languages, which tries to raise the abstraction level, are often referred to as High-Level Synthesis (HLS) languages or HLS tools.

### 1.2.1 FPGA-Oberon

FPGA-Oberon was a HLS language which was designed to solve the problem of designing complex systems for digital signal processing on FPGAs [5]. The basic idea behind the language was to entirely remove the concept of the underlying FPGA architecture from the language, and instead use high-level vector processing syntax constructs to allow the compiler to construct a single stream-oriented FPGA RTL description. In particular the report argued that the basic construction of the FPGA hardware suited constructions of large pipelined datapaths better than register based time-sharing statemachines with simple datapaths (ASMDs).

The data flow model proposed in the report is very simple, in the sense that every calculation in an FPGA-Oberon program has its own functional unit. This effectively solve the scheduling problem which is a a problem in resource constrained ASMDs, since no functional units are shared with other intermediate calculations. The justification used for this data flow model is that selection logic, such as multiplexers, is expensive in the number of logic blocks it requires, and that it puts strain on the fan-out of the functional units that it has as inputs. In a logic block approximation model proposed in the report it was found that their cost was a function of both the output bitwidth and the number of inputs. It was found that most integer operations only was a linear function of the output bitwidth.

It was concluded that the method showed great promise in solving some of the basic problems around designing DSP systems for FPGAs, but a number of issues were left which limited its usefulness in many realworld cases. Two of the biggest issues were the lack of dynamic or more complex memory access, and the synchronization between functional units in the datapath. There was not any real functionality developed that could handle local or global congestation in the datapath.

### 1.2.2 CAL

Another language slightly similar to FPGA-Oberon is Caltrop Actor Language (CAL)t [1]. CAL is an actor language which can be used to describe actors and how they interac. An actor can be seen as a module which operate and communicate concurrently with other actors. In this sense it models the fabric of an FPGA quite well in that every logic block operates concurrently. It was shown that actors, and CAL specifically, can be used as a HLS tool to develop complex FPGA programs [4]. One of the reasons why it has many advantages over normal HDL programming is that it is defined at a higher abstraction level which removes some of the need to think about how submodules of a design communicate. Interconnects between actors are simple FIFO queues, references as channels. Figure 1.3 shows an actor, which is comprised of an internal state, a number of input and output channels, and a set of actions. Actions perform operations on any input data and the state, and are triggered by certain conditions, such as external stimulus.

Using a channel oriented design allows a more relaxed design process to take place since there are no requirements about the arrival times of any required inputs, which makes designcycles easier; however, the abstraction level is only slightly above RTL since the actions in the actors themselves are denoted as simple processes. There is some support for higher level control flow and datatypes, such as for loops and lists, although they are only defined on a behavioural level. There is no specification for how it should be mapped to hardware.

The dataflow model used in FPGA-Oberon can be compared to a subset of the model used in CAL, except FPGA-Oberon did not have a sufficiently advanced channel concept.
1.2.3 Vivado HLS

Vivado HLS, previously AutoESL, is a state-of-the-art tool from Xilinx, which can automatically compile C, C++, and SystemC code into a RTL description [12]. It utilizes LLVM in the process of generating code for both synthesis and simulation.

LLVM is an intermediate representation (IR) language which has been used as a compiler backend for many diverse processor architectures, including digital signal processors and graphics processing units (GPUs) [6]. It is a very abstract IR, containing many high-level functions, such as vector processing, aggregated record types, and array indexing. The high level of abstraction means a lot of architectures can define ways of transforming the operations into something the target architecture can understand.

One of the downsides of LLVM, in the scope of using it for FPGA development, is that it is primarily developed towards GPPs and similar architectures. It is possible to annotate the language with extra data, but this is a very low-level approach.

The IR used in LLVM has many interesting characteristics which make it interesting for FPGA development, but the level of abstraction of specifically the control flow is very low. Expressing parallelity is only done on instruction level, with vector instructions, for example. Yet, even the vector instructions are designed fairly specifically for relative simple fixed-length SIMD (Single Instruction Multiple Data) instruction sets of consumer level processors, such as Intel’s SSE. Extending this language with more abstract control flow operations could potentially alleviate the problem; however, that is a very large software design problem given the large codebase.

1.3 Decoupled Access/Execute Architectures

In the early 1980’s a computer architecture called Decoupled Access/Execute Architecture (DAEA) was described [9]. The goal was to execute computer programs faster by hiding the latencies of reading and writing dynamic memory. It did this by splitting the central processor unit (CPU) up into a processor unit which executed data processing instructions (the execute processor), and another which processed memory instructions (the access processor). This required two instruction streams, but it meant the execute processor could keep processing instructions while the access processor could load and store values.
Figure 1.4: A block diagram of a decoupled access/execute architecture. The execute processor is denoted as EP, and the access processor is the AP. Illustration from [8].

Figure 1.4 shows an example of a DAEA system. The two processors communicate using queues. Whenever a program needs to load a value from RAM, the access processor would execute a load instruction. The address is generated sent to the memory controller, which will push a value back into a load queue when done. When the execute processor actually needs the loaded value it can wait for it in the load queue. In a naive implementation of such architecture, neither of the processors do not have to wait for stores to finish, so the memory controller can simply store a value when both an address and a value is ready in their respective queues.

This decoupling of memory and data operations was a simple way to improve performance in early supercomputers. It later lost recognition as an effective technique due to much more advanced superscalar processor architectures being developed which performed much better with a simpler design for the programmer. Despite the simplicity of the hardware concept of DAEA it puts many requirements on the code itself. Load and store requests have to be done in the correct order, and stalling due to dynamic memory latencies can be hard to predict. Further, this system made it hard to use processor interrupts, which is often required by preemptive multitasking, due to the processor not being able to know whether a load or a store is in progress.

While the architecture enjoys no large use anymore in mainstream processors, it is very interesting in the scope of FPGAs. The techniques used to implement dynamic memory latency hiding in modern processors rely on very complicated algorithms, such as the Tomasulo algorithm, and scoreboard [8]. These techniques only have limited use in FPGAs since they take up a lot of memory and logic blocks, and only apply to architectures resembling normal GPPs, which despite their flexibility are not very efficient in FPGA fabric.
2.1 Problem definition

As explained in the introduction, the task of designing firmware for FPGAs is a complicated process. The design tools often used are either too low-level in abstraction, or not very good at expressing parallelity. A number of existing solutions for this problem, and a processor architecture was investigated, and some of their advantages or interesting properties were examined.

This leads to the following problem specification:

Can a higher level of abstraction of a simple IR language, combined with a datapath oriented dataflow model be used to facilitate FPGA design, by allowing the compiler to simply apply heuristic functions to find out how to transform it into an efficient FPGA architecture? Further, can decoupled access/execute architectures solve the design problems of datapaths with high memory addressing complexity or contention?

2.2 Problem scope

The scope of this project is mainly to investigate dataflow models and control flow constructs, and developing mapping heuristics tailored towards dataflow intensive programs, such as DSP algorithms.

Further, a goal of this project is to develop a simple programming language that can be interfaced as a link between existing programming languages and a compiler which can generate FPGA programs.

2.3 Proposed methodology

This project proposes a new dataflow model which derives the basic dataflow concept from the methodology proposed in FPGA-Oberon, and extends it with simpler and more versatile synchronization inspired by the channel concept of CAL, and random memory access primitives inspired by the concept behind decoupled access/execute architectures. Further, it proposes a high-level Intermediate Representation (IR) language which can describe such systems. This language is inspired by LLVM, and resembles existing 3-address code languages, but with high-level flow control syntax, and will be shown to be beneficial as an intermediate step because of the FPGA specific transformations it allows.

2.4 Dataflow model

2.4.1 Design objective

Designing a new dataflow model should attempt to accommodate a number of common goals:

1. High possible operating frequency.
2. High data throughput.
3. Low power consumption.
4. Low area requirement.
2.4.2 Datapath with coarse-grained synchronization

A dataflow model, as used in [5], put no special consideration into dynamic memory access latencies, hence it was very cumbersome to design large systems with. This put a constraint on what memory configurations were possible, and in turn limited the type of algorithms the method could be used to implement.

Further, due to the synchronization mechanism chosen any local contention would stall the rest of the preceding datapath until the required results were finished. This could be solved for simple systems by mapping the algorithm in a way that it would never create congestion, but for arbitrarily large systems this became a very complicated issue to fix.

2.4.3 Datapath with fine-grained synchronization

Instead this project proposes a different dataflow model: A simpler method for designing datapaths, than those investigated, would be to create a fine-grained handshake structure for every functional unit in the design. A minimal version of this handshake structure is shown in Figure 2.1.

All operations in a design, using this method, operate synchronously, and are assumed to be connected to the same clock network. Input or output ports are not required to be connected to any other port, but unconnected ports will be signalled as having either no data ready, or being always busy.

Table 2.1 specify which actions must be taken for each clock cycle of an output port, and any connected input ports. If more than one input port is connected to an output port all input ports must signal DataBusy = 0 before any action can happen, as indicated with !0.

<table>
<thead>
<tr>
<th>DataReady</th>
<th>DataBusy</th>
<th>Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>No action</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Transfer data</td>
</tr>
<tr>
<td>0</td>
<td>not 0</td>
<td>No action</td>
</tr>
<tr>
<td>1</td>
<td>not 0</td>
<td>Stall output port, and signal busy to any input ports of the unit.</td>
</tr>
</tbody>
</table>

Table 2.1: This table shows the actions performed by an output port, and one or more input ports.

The area requirements for the logic to handle this form of handshaking is very low, since the protocol is as simple as it is. This design could further facilitate the low power objective, since functional units only has to do work when new data is presented.
2.4.4 Memory access

Explicit use of random memory access is a feature seldomly required in DSP algorithms. Yet, in very complex algorithms storage of intermediate or delayed values can exceed the natural capacity of the logic elements of an FPGA. In this case dedicated RAM blocks are required, which introduces complicated issues. Figure 2.2 shows the different RAM configurations in an FPGA.

The advantages of LUT-based RAM is that all elements can be accessed at the same time in a single clock cycle. This gives an enormous possible throughput. But the flexibility is low since dynamically indexing the RAM would require much extra logic, which at the same time would slow the overall design down.

Block RAM are small blocks of dedicated RAM that are physically spread around inside the FPGA. These blocks are usually designed as dual-port RAM, which means users can either read two different addresses, or read and write two different addresses in a single clock cycle. These blocks can often be configured in many ways with parameters such as the bit-width of the elements, or the address bus width, but their total capacity is often in the tens of kilo-bits range.

If more capacity is required, a designer might have to integrate an external RAM block in the design. These blocks can have up to giga-bit capacity, but they require complex controllers to function. This project won’t consider this type of RAM, but the overall methodology could accommodate this type of memory access in the same way as with block RAM.

Figure 2.2: This comparison shows the relationship between different kinds of implementations of RAM blocks in a Virtex-6 FPGA. Illustration from [7].

Due to the design with fine-grained synchronization, memory access can be performed without regards to what kind of fabric the memory is stored in. Any dynamic delays will be handled by the synchronization between the following blocks.

2.5 Functional units primitives

To allow most DSP algorithms to be expressed a set of functional unit blocks must be defined to provide a baseline for the dataflow model. These blocks consists of 6 groups: Constants, arithmetic and bit-wise logic operations, counters, accumulators, memories, and load/store blocks.

2.5.1 Constants

A constant is perhaps the simplest unit. It only has a single output port, which always has data ready and always has the same integer value on the data port.
2.5.2 Arithmetic operations

Arithmetic operations are binary integer operations. These operations have two input ports, "X", and "Y", and an output port called "Result". The operations consists of the following:

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>add</td>
<td>Integer addition</td>
<td>Result = X + Y</td>
</tr>
<tr>
<td>sub</td>
<td>Integer subtraction</td>
<td>Result = X − Y</td>
</tr>
<tr>
<td>mul</td>
<td>Integer multiplication</td>
<td>Result = X * Y</td>
</tr>
<tr>
<td>and</td>
<td>Bitwise ∧ operation</td>
<td>Result = X ∧ Y</td>
</tr>
<tr>
<td>or</td>
<td>Bitwise ∨ operation</td>
<td>Result = X ∨ Y</td>
</tr>
<tr>
<td>xor</td>
<td>Bitwise ⊕ operation</td>
<td>Result = X ⊕ Y</td>
</tr>
</tbody>
</table>

Any unary operations, such as ¬ (bit-wise not), and negation, can be built using the above operations and constants.

The model contains a single ternary operator with the input ports "X", "Y", and "Z", and the output port "Result":

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>mac</td>
<td>Integer multiply and accumulate</td>
<td>Result = X * Y + Z</td>
</tr>
</tbody>
</table>

Counters

Counters are simple blocks which can be used to generate integer sequences. These blocks are essential to implement control flow constructs, such as for loops.

The model needs two types of counters: inner counters, and outer counters.

Both types has two output ports: a "Result" port, and an "Overflow" port.

Both counter types has three basic constant integer parameters: start, step, and count. The basic idea is that an internal variable in the counter functional unit is incremented with step, a number of times denoted by count, and then transmitted on the "Result" port. When the counter has been incremented count times, the counter is reset to start and the counter generates an empty value on the "Overflow" port.

An inner counter is a simple counter which does that over and over as long as the FPGA is active.

An outer counter contains two input ports: a "CountInput" and a "OverflowInput" port. It generates a result on the "Result" port which is the sum of "CountInput" and its internal counter whenever it receives a value on either of the inputs. Only when it receives an overflow indication on the "OverflowInput" port it will count up its internal counter as an inner counter. Likewise, it will generate an overflow event on its own when it also overflows.

Using those primitives allows complex sequences of numbers to be generated. Having this flexibility is instrumental in the effort to map more complicated algorithms, such as matrix operations.

An example could be two counters as shown in Figure 2.3. The inner counter will repeatedly generate the sequence 3, 2, 1, 0 on the "Result" port when the outer counter is not busy, and when it counts from 0 to 3 an empty value will be set up on the "Overflow" port. The outer counter will add the result of the inner counter to its own value and transmit that on its own result port, but when it receives a notification of data on the overflow port it will step its value up. The outer counters value will therefore proceed in the sequence: 0, 4, 8, 12. So in this case the results of the outer counter will be: 3, 2, 1, 0, 7, 6, 5, 4, 11, 10, 9, 8, 15, 14, 13, 12. This sequence is repeatedly generated while the FPGA is in operation.
Functional units primitives

Figure 2.3: Two counters connected to generate a complex sequence of integers. In this case the sequence is 16 elements long: 3, 2, 1, 0, 7, 6, 5, 4, 11, 10, 9, 8, 15, 14, 13, 12

2.5.3 Memory blocks and load/store units

This model will include three types of memory primitives: a delayline unit, a constant RAM unit, and a RAM unit. To access those there are two types of blocks: a load unit and a store unit.

A load unit is connected to a memory primitive with two ports: an "AddrOut" port and a "ValueIn" port. Store units use two output ports: an "AddrOut" and a "ValueOut" port. This concept is illustrated in Figure 2.4.

For load units the idea is that whenever it receives an address on its "AddrIn" port it will forward this to the memory unit. When the memory unit is ready and has fetched the value it will send it back to the load unit to the "ValueIn" port.

A store unit has two inputs which are redirected directly to the memory unit. Those indicate a part of an address and a value. When the memory unit has received one of each on a port pair, and it is ready to write the given address, it will acknowledge the store unit and write the value to the address.

Figure 2.4: An illustration of a memory unit connected to a load unit, and a store unit.

2.5.4 Maintaining synchronicity

A problem with this memory architecture is that access is hard to analyze. Depending on the predecessor blocks and ancestor blocks to either load and store blocks the sequence of loads and stores can be hard to predict, and not occur as an equivalent sequential description would access it.
To solve this problem a simple constraint is placed on memory accesses: whenever a load unit tries to read an address in a memory unit, the element at that address must have been written to by a store unit first, and to store a value at an address the given address must have been read. At reset all values will be in a state of being read, which means they must be written to before they can be read, and so on.

### 2.5.5 Memory units

Memory units contain a large linear array of elements. Each of the elements are static and will not be changed unless written to. A memory unit can have multiple load and store ports.

The type of physical FPGA fabric this memory unit is implemented in should be unimportant to any connected load and store ports; however, a basic rule is that any connected load/store unit must be prioritized explicitly. This means that the compiler will have to decide which connected units should have precedence over others in case the memory unit might not be able to service all ports at the same time. The specific implementation of the methodology is free to ignore this prioritization which can be viewed as a hint to the compiler.

#### Delayline

A delayline block is a simple RAM block which has a single "InputValue" input port, and can be attached to a number of load units. This type of memory primitive does not allow store ports.

This unit has a two constant integer parameters: "Depth" and "Count". The "Depth" parameter indicate how many elements the delayline should contain, and the "Count" parameter indicate how many memory accesses that should occur between each delay step. A delay step occurs when "Count" amount of succesful loads have occured, and there is an value ready on the "InputValue" port. This step will move all elements one place down in the delayline, and place the "InputValue" value in the first element, it will reset the load counter, and reset all status values for the elements to indicate that they have been written to.

The same rule as for normal memory units apply, that to read a value in between step operations, it must not have been read before.

#### Constant memory units

This type of memory unit is presented like a normal memory unit, except it cannot have store ports. Further, any element can always be read, and when the FPGA is reset or powered up each element will have a predefined value. This makes this unit able to work as a look-up table for constants, for example such as sine or cosine values.

### 2.5.6 Accumulator units

An accumulator unit resembles a counter in its operation. It has one or more "Value" input ports, and a "Sum" output port, and a parameter "Count". The unit maintains an internal counter, and an accumulator register. Every time it receives a value on one or more of the the "Value" ports it will add them to the accumulator and increment the counter by the amount of valid and accepted values. Once the counter reaches "Count" the accumulated value will be outputted on the "Sum" port, and the accumulator and counter will be set to zero.

### 2.6 Language structure

The language is built up with a syntax like a traditional imperative language.

A source text is a collection of functions, which take a number of inputs parameters, and returns one output value. Each function can only modify those inputs and outputs; however to maintain a local state it can allocate a RAM
buffer or a delay line.

A function is made up of a set of statements. Each statement can either be an assignment, an operation, a function-call, or a control structure.

### 2.6.1 Values

A value is written on the form "%name" where name is a unique string identifying a specific value. For example: %sineValue or %fft.Twiddle.R.

A value can be seen as an intermediate value in a system of calculations. All values are declared implicitly, by assigning a value to them. The only other type of value allowed are integer or floating point constants, which unlike values have no prefix.

### 2.6.2 Operations

Operations perform a specific task given a list of arguments. The simplest type of operations can be equated to a functional unit in a data-flow graph, while more complex operations can be created by a number of compounded functional units. Further, some operations can be regarded as un-synthesizable, which means that they cannot be translated into FPGA fabric directly. Examples of such operations could be floating point calculations, which can only operate on constants and generate constant values.

An operation has the form name argument0 , argumentN, where the elements inside the {} can be repeated 0 or more times. An argument can be any value.

For example, $\text{add} \ %a, \ %b$ and $\text{store} \ %\text{array}, \ %\text{index}, \ 1234$ are syntactically valid operations.

### 2.6.3 Assignments

An assignment basically creates a named value instance, and assigns another value to it. The value that is being assigned can be either a constant, or the result of a function call or an operation.

### 2.6.4 Function calls

A function call looks a lot like an operation, and performs the same type of action. The syntax of a function call is: name[<gp0 , gpN >][{<argument0 , argumentN>}]}

The elements in the [] brackets denote optional elements, they might be repeated 0 or 1 times, while {} denote elements that may be repeated 0 or more times.

Function calls have two list of arguments, generic arguments and value arguments. Generic arguments are properties that can directly change the behaviour of the procedure, while value arguments are the values that the function can actually process. Generic arguments are given in the <> list, while value arguments are passed inside the parenthesis. In both cases the number and type of arguments must always match the parameter definitions of the function being called.

Examples of syntactically valid function call statements: $\text{sin}(3.141592)$ and $\text{complexfunction<INT8, 1234>($x, \ $y)}$.

For each functioncall a new instance of the referenced function is created directly in the context it is called in.

Listing [2.1] shows a simple example of two different types of functions. The first, $\text{InvertScale}$, is a generic function indicated by the two generic parameters in the <$..$> brackets. Those parameters must be replaced by any calling function for the function to be valid. It takes a single parameter of a generic type, and returns a single value of the same generic type. Inside it has two assignment statements and a return statement. The first assignment inverts %a and assigns it to %x. The second multiplies %x by the generic parameter $\text{scale}$. Finally, the result of
the multiplication is returned to the calling function.

The second function, Test, is a static function since it has no generic parameters. It takes three integer parameters of varying bit-widths (the number suffixed to the INT type identifier indicate the amount of bits), and returns a single integer with 17 bits. Inside it performs an addition, a subtraction, and then calls the InvertScale function. When calling this function it specializes it with the two generic parameters; first a specific typ, and then a constant integer as scale. The result of this function call is shown in as the third function. Essentially the contents of the InvertScale function has been duplicated with the generic parameters directly replaced.

All the intermediate values that are created as the result of assignments are variables which are automatically created; however, a simple rule is that they can only be declared once. Declaration of variables inside control structures still adhere to this rule as they are only declared once, even though they might have many different values during the control flow inside that structure. Variables that are assigned but never used will automatically be removed by the compiler.

Semantically, calling a function is done by activating it with all function parameters supplied. When the function has terminated successfully, it will return a value, which can be used in the calling function. A function activation is always inlined, so if a function maintains a local state using a memory unit, then the changes in that will only be visible in the calling context. This is an important consideration that programmers, or later high-level languages, must be aware of.

### 2.6.5 Control structures

To allow high-level control flow two types of control-flow operations are allowed: for loops and all loops.

Both types of loops imply that a set of statements should be executed a number of times while a variable indicates what iteration the statements are executing. The for loop indicates that the statements should be executed in a specific order, while the all loop make no such assumption. The example in Listing 2.2 show how the two different loop types are used, and a third example with no control flow information.

In both the cases in those examples the loop constructs are merely hints. In this code specifically the three examples are almost the same. The SimpleFor and SimpleEquivalent are precisely the same, since an array command indicate a linear counter. The SimpleAll function has a little extra information added, which can prove useful later in the compilation process. When the function is called in a static function the ALL statement will still be there, and can help the compiler estimate how to implement the code in a bigger picture.

### 2.6.6 Data types

The language supports 3 basic types: signed integers, floating point real numbers, and complex numbers. Integers and complex types are the only types allowed in a final program; however, floating point types can be used to calculate look-up tables at compile-time. An integer must have a defined bit-width and are always signed. Complex types are tuples of two integer values. The real and imaginary type can be defined individually. An example of an 8-bit integer type could be INT8. COMPLEX{INT32,INT7} indicate a complex type with a 32-bit real value, and a 7-bit imaginary part.

The only structured type in the language is one-dimensiona arrays. All arrays must have a defined length and a defined type. Arrays are not directly synthesized, and are only used to describe the type of allocated memory units. An example of an array with 128 complex values could be ARRAY 128 OF COMPLEX{INT8,INT8}.

A function transforms a set of parameters, and a local state to an output value, all with given types. The intermediate
FUNCTION InVertScale<typ, scale>(%a: typ): typ;
BEGIN
  %x = sub 0, %a; (* Create %x value and assign 0-%a to it *)
  %y = mul %x, scale; (* Create %y and assign %x*scale to it *)
  RETURN %y (* return %y, which is -%a*scale *)
END

FUNCTION Test(%a: INT8; %b: INT16; %c: INT3): INT17;
BEGIN
  %temp = add %a, %b;
  %temp2 = sub %temp, %c;
  %temp3 = InVertScale<INT17, 4>(%temp2);
  RETURN %temp3
END

FUNCTION TestSpecialized(%a: INT8; %b: INT16; %c: INT5): INT17;
BEGIN
  %temp = add %a, %b;
  %temp2 = sub %temp, %c;
  %x.test = sub 0, %temp2;
  %y.test = mul %x.test, 4;
  %temp3 = %y.test;
  RETURN %temp3
END

Listing 2.1: Simple example showing the structure of two different types of functions, a generic function, a static function, and the equivalent of the same static function

FUNCTION SimpleFor<n, typ, typres>(%x: ARRAY n OF typ): typres;
BEGIN
  FOR %i = array 0, n DO (* %i = 0 to n-1 *)
  %val = load %x, %i; (* Load %i’th element of %x array *)
  %res = sum %val, n; (* Accumulate n values *)
END
RETURN %res (* Return the sum *)
END

FUNCTION SimpleAll<n, typ, typres>(%x: ARRAY n OF typ): typres;
BEGIN
  ALL %i = array 0, n DO
  %val = load %x, %i;
  %res = sum %val, n;
END
RETURN %res
END

FUNCTION SimpleEquivalent<n, typ, typres>(%x: ARRAY n OF typ): typres;
BEGIN
  %i = array 0, n;
  %val = load %x, %i;
  %res = sum %val, n;
RETURN %res
END

Listing 2.2: An example showing two functions containing loops. All will iterate %i from 0 to n – 1, and return the sum of the values %x%\textsubscript{i}
calculations do not have explicit type information, but must have their type derived by automatic analysis. This analysis will be explained in section 4.1.7.

2.6.7 Memory allocation

Two small examples showing memory allocation and memory load/store operations can be seen in Listing 2.3.

In the first case a memory unit containing a number of complex values is allocated. Operations pertaining to complex values are usually prefixed with a \textit{c}. For example, \textit{cload} loads a complex value from a memory unit, and \textit{cstore} stores a complex number.

2.7 Compilation process

In figure 2.5 the workflow of the proposed methodology is shown. The user inputs a high-level description of an algorithm to a high-level compiler which turns the code into an Intermediate Representation (IR) language.

The compiler then starts by doing simple optimizations on this IR, such as constant folding, strength reduction, etc. The goal is to remove as many unnecessary operations as possible, transform expensive operations into less expensive operations, or turn unsupported operations, such as floating-point operations or operations on complex numbers, into constants or integer math operations.

When the simple optimizations are done the tree should be reduced to a reasonably optimized form. At this point the compiler should try to calculate some simple statistics about general throughput, and amount of memory accesses inside any loop structure. The goal of this step is for the compiler to decide at what points doing control-flow altering optimizations, such as loop unrolling or loop splitting, can be beneficial. Those operations will be explained in section 2.8.1.

After this step the loop structure information is no longer necessary, and the tree of operations is flattened into a single graph. This consists of simply stripping all control flow information nodes out of the graph.

When the graph has been flattened a simple process turns the graph representation into a data-flow graph, which can then be processed in the last step. By traversing each node of this graph estimates of throughput and delay can be gathered. This is used for the final step where the number of instantiated memory blocks, and sizes of inline buffer sizes is determined, and the final graph is outputted as HDL code which can be synthesized directly to a specific FPGA.

\begin{figure}[h]
\centering
\includegraphics[width=\textwidth]{figure2.5}
\caption{A functional overview of the process from source text to final FPGA program. The processes in the stippled box indicate the scope of this project.}
\end{figure}

The scope of this project is only the low-level compiler which processes an IR source file, and outputs an HDL
Listing 2.3: Two examples showing memory allocations and load store operations. The first reorders an array of complex values by bitreversing the indices, as used in the Cooley-Tukey FFT algorithm. The second example reverses a finite sequence of generic values. This example is annotated with an `ALL` statement.
source file. It should be fairly easy to imagine that creating a high-level compiler which can translate a high-level language, such as a subset of C or Matlab code, into this IR code would be possible.

2.7.1 IR processing

The syntax of the IR used was explained in section 2.6, but to make it easier to process, the compiler will initially parse the IR code and turn it into a directed acyclic graph. Each node in this graph represents an operation, a constant, an input, or an output, and edges connecting nodes represent value dependencies.

The graph illustrated in figure 2.6 shows two such graphs, although this example only shows the overall structure of the operations.

![Diagram of two IR graphs](image_url)

Figure 2.6: Two simplified IR graphs showing the structure of the TestSpecialized function in Listing 2.1. The graph on the left is shown just as it is parsed, and the graph on the right shows the same function after it has been optimized using simple optimizations. The specific order of arguments is not shown in this figure.

2.8 Heuristics

The proposed heuristics are supposed to automatically calculate when a loop transformation should be applied. It can do this by estimating how much FPGA hardware is required to implement a given loop body, and how high a throughput the given loop body has.

2.8.1 Loop body heuristics

If a loop body is a candidate for loop transformations, as explained in section 2.8.2, the compiler will try to calculate a number of measures about it. Those measures are based on estimates about the hardware cost(loop_body_weight), and the slowest block in the loop body(loop_body_throughput). These measures are combined to make a single
Heuristics

cost estimate of how complex a loop body is. By comparing this to a set limit, which can be adjusted by the programmer, the compiler can decide to either unroll or split the loop.

**Hardware cost**

The method used to estimate hardware cost is the method proposed in [5]. The method relies on statistics gathered from synthesizing a large number of integer operations with different bitwidth configurations, and noticing the resulting hardware costs. By graphing the resulting data points, some simple approximations of the hardware costs based on some simple parameters could be found. The synthesis was performed for a specific Xilinx FPGA, from the Spartan 3 family. This project will use the same FPGA, but the report indicated that the method could work on other FPGA architectures that share the same basic structure.

The pseudocode for the loop body hardware cost is as following. The `estimate_lut_cost` function estimates the LUT cost from the approximation functions in Table 2.2 if there is an approximation. For nodes not in the table, the cost is estimated to be 0 LUTs.

```plaintext
estimate_lut_cost(n):
  if n is loop_structure then
    result := loop_body_weight(n)+estimate_lut_cost(n.iterator)
  else
    result := lookup_lut_cost(n)
  end

loop_body_weight(n):
  sum := 0
  for each node b in n do:
    sum := sum + estimate_lut_cost(b)
  end
  result := sum
```

<table>
<thead>
<tr>
<th>Operation</th>
<th>LUT cost</th>
<th>HW Multiplier cost</th>
</tr>
</thead>
<tbody>
<tr>
<td>Adder</td>
<td>x</td>
<td>0</td>
</tr>
</tbody>
</table>
| Multiplication(HW multiplier) | \[
\begin{cases} 
  0 & x \leq 18 \\
  \frac{3}{2} \left\lfloor \frac{x}{18} \right\rfloor & x > 18 
\end{cases}
\] | \[
\begin{cases} 
  \frac{x}{18}^2 & x \leq 18 \\
  \frac{x}{18} & x > 18 
\end{cases}
\] |
| Multiplication(LUT based multiplier) | \[
\frac{3}{2}
\] | 0                  |
| Multiplexer                   | \[
\frac{3}{2}
\] | 0                  |
| Constant comparison(power of two) | \[
\frac{3}{2}
\] | 0                  |
| Compare equality/non-equality | \[
\frac{3}{2}
\] | 0                  |
| Bitwise logic operation       | x            | 0                  |
| Absolute value                | x            | 0                  |

**Table 2.2**: A table showing the approximation formulas for different hardware implementations of integer operations. The `x` variable denotes the output bit-width, `y` is the number of inputs for the multiplexer, and `c` is the bitwidth of the constant value. Adders in this case comprise both addition, subtraction, and integer comparisons. Counters are estimated as an adder with twice the bitwidth of the output from the counter. Illustration is from [5].

**Loop throughput**

The loop throughput measure is intended to give a rough estimate of the performance of a loop body. The best throughput is 1, which indicate that everything in the loop body potentially can execute every clock cycle. The pseudocode for this measure can be seen in Listing 2.4.
### Heuristics

#### Listing 2.4: Pseudocode for the throughput measure functions.

```plaintext
throughput_min(n):
    if n.inputs = 0 then
        result := 1
    else
        result := minimum of throughput(b) where b is the node connected to n.input_i for all i
    end

throughput(n):
    if (n is load_unit) or (n is store_unit) then
        tmp := number of load and store ports of the memory unit with priority > n.loadport.priority
        if tmp < 2 then
            result := 1
        else
            result := throughput_min(n)/(tmp-1)
        end
    else if n is sum_unit then
        result := throughput_min(n)*n.inputs/count
    else
        result := throughput_min(n)
    end

loop_body_throughput(n):
    result := minimum of throughput(b) where b is each node in n
```

### Combined measure, and transform descision

The final measure is simply a product of `loop_body_throughput(n)` and `loop_body_weight(n)` where `n` is the loop node. The goal is to optimize the nodetree without having this measure exceed a given maximum. One strategy could be to select the loop in the nodetree with the worst score, and optimize that first, and then move on to the next, and continue this until all loops have been visited.

When visiting a loop it is first investigated whether it satisfies the loop transform condition. If it does, the combined measure is calculated, and if it exceeds the given maximum the compiler must try to split the loop in a way that makes it not exceed the maximum.

### 2.8.2 Loop transformations

Loop unrolling means replicating the operations inside a loop a number of times, and adjusting the loop counter for each replicated loop body. The number of times must be an integer factor of the total amount of loop iterations in the original loop. E.g. if a loop body processes some data with an loop counter of `i`, then unrolling that loop by a factor of 4 would mean duplicating the loop body 4 times inside the loop, dividing the number of iterations of the loop counter by 4, and replacing the loop counter reference in each duplicated loop body with respectively `i*4+0, i*4+1, i*4+2, and i*4+3`. Loop splitting is the process of creating two new loop structures as copies of an old loop structure where the new ones only process half of the old loops range. Listing 2.5 shows examples of those two loop body transformations.

### Loop unrolling

The reason loop unrolling can be a useful optimization in FPGA fabric is that it replicates operations that are "close" to each other. This can be good if the code generating values for the operations in a loop can maintain a high throughput.
Listing 2.5: This listing shows two examples of loop body transformations. In the TestUnrolled the equivalent of the Test function is shown, with the loop body unrolled once. In the TestSplit the Test function is shown with the loop body split up in two.
Heuristics

There are many reasons why it might not be a good optimization though. If the code preceeding the loop body, which generates values that are used in the loop body cannot keep up, the effect of loop unrolling might be the complete opposite. Now the loop has to wait for each added iteration while the others might have nothing to do, which lowers the utilization and unnecessarily raises the complexity of the code.

Loop splitting

This loop body transformation is very interesting, since it does not change the body of the loop but only changes the loop bounds. Another potential benefit of this optimization could be in cases where loops just iterate linearly over a memory address range. By splitting the loop body strategically the iterations might be split up in a way where each loop body only has to reference a specific part of an array. If the array was constructed in a number of consecutive block RAMs those could be split up and each side be reserved for each new loop body. This essentially doubles the number of reads or writes that could be performed at a time, theoretically scaling the memory throughput by 2. Only **all** loops can be splitted.

In the `TestSplit` function in listing 2.5 the two new loops only access the lower and upper 64 elements of the `%result` array respectively. This means that if the array was allocated as two 64 element block RAMs, the two loops could have exclusive access to one of those block RAMs.

Transformation conditions, and sum node duplication

To be a candidate for loop transformations the operations inside the loop may only read and write to memory units, and any value calculated inside whose result is used outside the loop body must be a sum operation. Memory unit allocations are the only operations where it is permitted for the result to be used outside the loop body where it has been allocated.

Those conditions are necessary since simple operations cannot easily be split up into more loops, or be spliced together again.

When a sum operation is split up the compiler must insert a new sum operation right after the loop body, which accumulates the original sum result, and the newly added sum results. This new sum operation must have a count of the number of times the loop was split or unrolled. Likewise, each sum operation inside the loop body, which depends either directly or indirectly on the loop iterator variable must have its count divided by the number of times the loop was split or unrolled.
The IR language supports a basic set of operations. Most of these can be translated directly into a corresponding dataflow unit.

### 3.1 Synthesizable operations

#### Logic operations

<table>
<thead>
<tr>
<th>Syntax</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>result = and a, b</td>
<td>Bitwise and operation.</td>
</tr>
<tr>
<td>result = or a, b</td>
<td>Bitwise or operation.</td>
</tr>
<tr>
<td>result = xor a, b</td>
<td>Bitwise xor operation.</td>
</tr>
<tr>
<td>result = nand a, b</td>
<td>Bitwise nand operation.</td>
</tr>
<tr>
<td>result = brev a, w</td>
<td>Bitreverse a. w must be a constant integer, which indicate what bitwidth the resulting number must have.</td>
</tr>
<tr>
<td>result = lsl a, b</td>
<td>Logical shift left. Performs the operation $a \cdot 2^b$.</td>
</tr>
<tr>
<td>result = lsr a, b</td>
<td>Logical shift right. Simply moves all bits towards the least significant bit $b$ times.</td>
</tr>
<tr>
<td>result = asr a, b</td>
<td>Arithmetic shift right. Returns $\text{trunc}(a \cdot 2^b)$.</td>
</tr>
</tbody>
</table>
Synthesizable operations

Memory operations

**Syntax**

```plaintext
mem = alloc type, n
mem = delay input, type, n, count
result = load mem, address
store mem, address, value
```

**Description**

- `mem = alloc type, n`:
  Allocate a new memory unit of `n` elements with the type given in the `type` parameter. `n` must be a constant integer.

- `mem = delay input, type, n, count`:
  Allocate a new delayline memory unit of `n` elements with the type given in the `type` parameter. The `count` value indicates how many loads should be accepted before a new value should be shifted in from `input`. `n` and `count` must be constant integers.

- `result = load mem, address`:
  Load value from the `mem` memory unit, at the address given in the `address` parameter. The result is the value that was loaded, which has the same type as the elements declared in the memory unit.

- `store mem, address, value`:
  Stores `value` in the `mem` memory unit at `address`.

Miscellaneous operations

**Syntax**

```plaintext
result = select a, b, c
result = array a, n
result = queue value, n
result = complex r, i
result = real value
result = imag value
result = bitsize value
```

**Description**

- `result = select a, b, c`:
  \[
  result = \begin{cases} 
  a & \text{if } c = 1 \\
  b & \text{if } c = 0 
  \end{cases}
  \]
  Generate a sequence of `|n|` integers starting at `a`. If `n` is negative the sequence will count down by 1, and up if `n` is positive. `a` and `n` must be constant.

- `result = array a, n`:
  Create a FIFO queue of up to `n` items.

- `result = complex r, i`:
  Concatenate two values to form a complex value. These values can be references to memory units, or constant arrays.

- `result = real value`:
  Extract the real component of a complex value.

- `result = imag value`:
  Extract the imaginary component of a complex value.

- `result = bitsize value`:
  Returns the total bitwidth of the type of `value`. In case the type is a complex value it is the sum of the bitwidths of the real and the imaginary type.

Force operation

The `result = force value` operation is a special operation which forces evaluation of the input value. This means that any operations generating the value must be evaluated until they result in a constant or a constant array. If the force operation cannot be reduced to a constant, which can happen if an operation in the tree of preceeding values for example is a parameter to the function, or a load operation the compiler should report it as an error and terminate the compilation.

A special case of force evaluation is when the value depends on a loop counter. In this case the corresponding loop must always be unrolled entirely, and then afterwards force evaluation can proceed again.

Listing 3.1 shows an example of how an otherwise normal integer array calculation is force evaluated.

```plaintext
FUNCTION Original() : INT32;
BEGIN
  %x = array 0, 4;
  %y = add %x, 10;
```

Specification
Listing 3.1: Evaluation of a force operation. The Original shows a function before force evaluation, and Fixed shows the same function after evaluation.

### 3.2 Helper operations

Helper operations are operations that are not real operations, but rather a series of more primitive often used operations. The common case is that of complex operations, which can be decomposed into basic operations, and then assembled into complex again.

<table>
<thead>
<tr>
<th>Syntax</th>
<th>Equivalent operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>result = load mem, address</td>
<td>%tmp.0 = real mem; %tmp.1 = imag mem; %tmp.r = load %tmp.0, address; %tmp.i = load %tmp.1, address; %tmp.2 = complex %tmp.r, %tmp.i; result = %tmp.2;</td>
</tr>
<tr>
<td>cstore mem, address, value</td>
<td>%tmp.0 = real mem; %tmp.1 = imag mem; %tmp.2 = real value; %tmp.3 = imag value; store %tmp.0, address, %tmp.2; store %tmp.1, address, %tmp.3;</td>
</tr>
<tr>
<td>result = cadd a, b</td>
<td>%tmp.0 = real a; %tmp.1 = imag a; %tmp.2 = real b; %tmp.3 = imag b; %tmp.4 = add %tmp.0, %tmp.2; %tmp.5 = add %tmp.1, %tmp.3; %tmp.6 = complex %tmp.4, %tmp.5; result = %tmp.6;</td>
</tr>
</tbody>
</table>
3.3 Floating point operations

Floating point operations cannot be synthesized and will always be force evaluated. The precision of the floating point value is implementation dependant.
**Syntax**

result = fadd a, b  
result = fsub a, b  
result = fmul a, b  
result = fdiv a, b  
result = ftrunc a, qbits, n

**Description**

result = fadd a, b

\[ a + b \]

result = fsub a, b

\[ a - b \]

result = fmul a, b

\[ a \times b \]

result = fdiv a, b

\[ \frac{a}{b} \]

result = ftrunc a, qbits, n

Truncates \( a \) to \( n \) bits, with \( qbits \) number of bits for the integer part. Performs the operation

\[ \text{trunc} \left( a \cdot 2^{(n-qbits)} \right) \mod 2^n \]

result = fsin a

Calculates the sine of \( a \) in radians.

result = fcos a

Calculates the cosine of \( a \) in radians.
Floating point operations
4.1 Compiler

4.1.1 Structure

Figure 4.1 shows the structure of the compiler implementation in this project.

The input to the compiler is a set of files with IR code. This code is first processed by the scanner and the parser, which generate a nodetree. The nodetree is essentially just a hierarchical list of the instructions in the IR code, stored in a way which makes it easy to modify the order, operations, and values of each operation.

Since the IR is centric about functions, the operations are only processed per static function in the source file; however, one of the first tasks of the compiler after creating the nodetree is to inline all function-calls. This means that the content of the called function is directly copied into the place where it was called. The function-call arguments and parameters are directly replaced, and the function call result is assigned to the return statement of the function called. This means that after all function-calls have been inlined the processed function will be a large self-contained function.

The function-inlining step is just one of many in the optimization process. These optimization processes will be repeated for the function node-tree until nothing is changed in the tree. At that point the optimization is done.

At this point bit-width estimation is performed for each node. This step estimates how many bits should be used in the output of an operation node to safely store the result of the operation. Since this is only an estimation the result will not be very precise, but the estimate will provide the baseline for the resource estimates in the loop transform step. The loop transform step will try to split or unroll loops that are estimated to improve performance in the graph. If the step succeeds in transforming one or more loops the optimization process starts over with the new nodetree. If the loop transform step does not modify anything in the tree the entire optimization is complete, and the tree is flattened, which means all control flow information is stripped from the tree, and the hierarchical node-tree is turned into a simple list of nodes.

The last step, before generating the synthesizable Verilog code, is to generate a final DFG which involves replacing all high-level operations in the nodetree with low-level functional units. With the selected set of operations, this currently only involves replacing loop counters with simple cascaded counters.

Finally the Verilog code is emitted, which can be compiled synthesized directly. After synthesis of the generated HDL code, most modern synthesis tools are very good at optimizing away superfluous bits in calculations.

4.1.2 Scanner and parser

Scanner

The scanner’s job is to convert a stream of characters into a stream of tokens. A token is a pair of a symbol identifier, and the string which comprised the token. A symbol identifier could for example be a number, a semicolon, an identifier, or a left parentheses. The design of the scanner is based on the method described in [11].

The distinction between a scanner and the parser is that the scanner provides very basic parsing of input characters, and groups them together to form either symbols, identifiers, keywords, or numbers. An identifier is a sequence of letters and digits, which has to start with a letter. This way it can easily be distinguished from numbers and
symbols. Keywords are certain identifiers which has a specific meaning for the language, and thus cannot be used as names.

For example, the following arbitrary text "FUNCTION 2+2.3E-5; (2+1)" will be turned into the following token stream tkFunction, tkInteger(2), tkPlus, tkReal(2.3E-5), tkSemicolon, tkLParen, tkInteger(2), tkPlus, tkInteger(1), tkRParen. The symbol identifiers are prefixed with tk, and the string generating the token is enclosed in the following parentheses if the token is an integer, real, or an identifier.

Parser

The parser receives the tokens from the scanner, and by interpreting them based on a set of hierarchical rules can construct a tree which describes the original character data. The rules can be seen in Appendix A.1, where it is denoted in EBNF (Extended Bachus-Naur Form) [11]. The parser is implemented as a recursive-descent parser, since the syntax is fairly simple.

The parser starts parsing at the beginning of a file, by applying the module rule. If at some point in the token stream, an unexpected token is received the compiler should give up further parsing and report a syntax error.

For example, if the parser was applying the Statement rule to the text "ALL %x = 5 DO END", the parser would apply the following rules: Statement, AllStatement, Variable, Ident, ". After this it would give up since it was expecting a command to follow the equal sign. The Command expected an Ident, but got an Integer.

4.1.3 Constant propagation

The concept behind constant propagation is to forward known constants into all following operations. This allows the compiler to potentially collapse operations into constants which again can facilitate further constant propagation. This optimization step is rather important since it removes many potentially wasteful operations in the nodetree, which might not give a clear picture of how the synthesized FPGA firmware will behave. FPGA synthesis tools are good at automatically removing and propagating constants in RTL descriptions. Having a nodetree that maps closely to an actual FPGA firmware makes it possible to run heuristics on it that actually may reflect the actual outcome of any nodetree transformations.

4.1.4 Operation simplification

This step, also known as strength reduction, collapses operations into constants, or replaces complex operations with simpler operations. For example, listing 4.1 shows two functions. In func2, func1 has been simplified and constants have been propagated.

4.1.5 Unused code removal

This step is very simple, in that it simply iterates over all operations in a function and marks variables that are read somewhere. After this, the compiler iterates over all known variables that are assigned in the program, and removes any operation that are not marked as used, unless the operation has visible sideeffects for the rest of the program.

This could be the case of load units, which mark certain positions in a memory block as read. Removing this block would mean that any store unit which tries to write more times to that block would fail, and the program would be broken.
FUNCTION func1(%x : INT32) : INT32;
BEGIN
  %0 = add %x, 0;
  %1 = mul 10, −2;
  %2 = sub %0, %x;
  %3 = sub %2, %1;
  RETURN %3
END

FUNCTION func2(%x : INT32) : INT32;
BEGIN
  %0 = %x:
  %1 = −20;
  %2 = 0;
  %3 = 20;
  RETURN 20
END

FUNCTION func3(%x : INT32) : INT32;
BEGIN
  RETURN 20
END

Listing 4.1: Example of a function after repeated simplification, constant propagation, and unused code removal. func1 shows the original, func2 shows the function after 4 steps of simplification and constant propagation, and func3 shows func2 after all unused code has been removed.

4.1.6 Loop counter insertion

Loop counters are a special value type which is useful for propagating certain iterator indices inside loop bodies. Inside loops any reference to the loop iterators will be replaced by a loop counter value.

Loop counters are denoted as $\{w_{n-1}, \ldots, w_0 \mid \text{offset}\}$, where $w_x$ indicate the weight of the x’th level of the loop iterator variable, where 1 corresponds to the innermost loop. The final value of the loop counter value is given as $\sum_{i=0}^{n} w_i C_i + \text{offset}$, where $C_i$ is the value of the i’th iterator variable.

Loop counters can be propagated as constants, to some degree, since they correspond to a linear function of all loop iterators in the context. For example, adding 2 to a loop counter will simply add 2 to $w_0$. Multiplying by a constant integer will scale all $w_i$ by that factor.

When generating the final DFG these loop counters can be replaced by $n$ cascaded counter units, properly configured with scaled steps according to the new weight. On one hand this create more duplicated functionality, but it was found in experiments that this was almost always beneficial for generating better overall execution speed performance.

Listing 4.2 shows an example of a function which uses two levels of ALL loops. In func1 the original function is shown, while in func2 references to the loop counter have been replaced. In func3 the loop counters are simplified, and propagated into the following operations by the simplification and constant propagation process. Finally, after flattening and unused code removal, as shown in func4, all loop counters and the values %0 and %1 have been removed since they were no longer referenced. The loop counters have been replaced by counters, which match the original loop iterator value in length and start value, but with steps that match the weights of the loop counters.
FUNCTION func1(): INT32;
BEGIN
    ALL %x = array 0, 4 DO
    ALL %y = array 0, 4 DO
    %0 = mul %y, 4;
    %1 = add %0, %x;
    %2 = sum %1, 4;
    END
    %3 = add %x, %2;
    END
    RETURN %3
END

FUNCTION func2(): INT32;
BEGIN
    ALL %x = array 0, 4 DO
    ALL %y = array 0, 4 DO
    %0 = mul {0,1|0}, 4;
    %1 = add %0, {1,0|0};
    %2 = sum %1, 4;
    END
    %3 = add {1|0}, %2;
    END
    RETURN %3
END

FUNCTION func3(): INT32;
BEGIN
    ALL %x = array 0, 4 DO
    ALL %y = array 0, 4 DO
    %0 = {0,4|0};
    %1 = {1,4|0};
    %2 = sum {1,4|0}, 4;
    END
    %3 = add {1|0}, %2;
    END
    RETURN %3
END

FUNCTION func4(): INT32;
BEGIN
    %2.tmp.1 = innercount 0, 4, 4;
    %2.tmp.2 = outercount 0, 1, 4, %2.tmp.1;
    %2 = sum %2.tmp.2, 4;
    %3.tmp.1 = innercount 0, 1, 4;
    %3 = add %3.tmp.1, %2;
    RETURN %3
END

Listing 4.2: An example of loop counter insertion, and the following simplification, constant propagation, unused code removal, and flattening. The innercount and outercount operations are simply a textual representation of the nodes created.
4.1.7 Bit-width analysis

The task of determining bitwidths is performed using a combination of Affine Arithmetic (AA) and Interval Arithmetic (IA) \cite{10}. In FPGA-Oberon this task was done with a simple method which has many similarities with Interval Arithmetic, which performed well enough for very simple programs, but in many cases would yield bitwidths that were very pessimistic. AA tries to give a more informative picture of the ranges required by a network of math operations by expressing intermediate results as a weighted sum of uniformly distributed stochastic variables, which are correlated with inputs and factors in the calculation.

What the end product of this step is, is that each operations outputs in a nodetree has an associated range of possible integer values it can conceivably have. The output of an addition node would have a range that was a function of the two inputs. A range is denoted with the syntax \( [a__b] \) where \( a \) and \( b \) are the lowest and highest integer value the number can have respectively. These calculations are done on real numbers, so before the final ranges are used they are rounded down and up to contain all the integers in the indicated range.

The method used in this implementation uses a combination of AA and IA. Both algorithms are applied to the entire design, and then afterwards the compiler iterates over all nodes and selects the most optimistic estimate.

For simplicity’s sake the following description will not take floating point rounding into account when explaining concepts, but the actual implementation correctly takes those effects into account as proposed in \cite{10}.

In IA it is simple to figure out the ranges of linear operations. For example, given two ranges \( [a__b] \) and \( [c__d] \), their sum would yield a range of \( [a+c__b+d] \). In AA a range is defined as \( \sum_{i=1}^{n}w_i\varepsilon_i + w_0 \), where \( w_i \) is a real number, and \( \varepsilon_i \) is a uniformly distributed number with a range of \( [-1__1] \). The important thing is that the stochastic variables are global to all nodes, and that they are propagated through the system. Finding the IA range of an AA range, can be done as this:

\[
\text{radius} = \sum_{i=1}^{n} |w_i| \\
\text{range} = [\left( w_0 - \text{radius} \right)\ldots\left( w_0 + \text{radius} \right)]
\]

For example, given two ranges in AA form: \( 1.3\varepsilon_1 + 0.5 \) and \( 2.5\varepsilon_1 - 50.0\varepsilon_2 + 2.0 \) the resulting sum would be \( (1.3 + 2.5)\varepsilon_1 - 50.0\varepsilon_2 + 2.5 \), and the range of that would be \( [-51.3__56.3] \).

The example in listing 4.3 shows two functions that calculate \( (x+5)(5-x) \) where \( x \) is a 3-bit signed integer giving it a range of \( [-4__3] \). Using IA, the resulting range estimate is \( [2__72] \), and for AA the result is \( [9__40.5] \). By doing the calculation by hand it is found that the actual range is \( [9__25] \). In this example AA finds the lowest bound correctly, and is almost 2 times better than IA in finding the upper bound.

After finding the ranges, the bits required to represent a range \( [a__b] \) can be calculated as:

\[
\text{bits} = \begin{cases} 
\lfloor \log_2(\text{vmax}) \rfloor + 1 & \text{vmax} > 0 \\
\lfloor \log_2(-\text{vmax}) \rfloor + 1 & \text{vmax} < 0 \\
0 & \text{vmax} = 0 
\end{cases}
\]

4.1.8 Verilog code generation

Since all code is limited to a small set of operations, the code to generate the Verilog code is simply hardcoded into the compiler. Due to lack of time the compiler will generate a specialized module for each functional unit, and dump all specialized modules into a single file. Finally it will generate a main module, which contains all the wires to tie inputs to outputs in instances of the specialized modules. This is quite inefficient, and generate very
FUNCTION IA(%x : INT3) : INT32;
BEGIN
(* %x = [−4__3] *)
%0 = add %x, 5; (* %0 = [1__8] *)
%1 = sub 10, %0; (* %1 = [2__9] *)
%2 = mul %0, %1; (* %2 = [2__72] *)
RETURN %2
END

FUNCTION AA(%x : INT3) : INT32;
BEGIN
(* %x = −0.5+3.5ε0 *)
%0 = add %x, 5; (* %0 = 4.5+3.5ε0 *)
%1 = sub 10, %0; (* %1 = 5.5−3.5ε0 *)
%2 = mul %0, %1; (* %2 = 24.75+3.5ε0+12.25ε1 = [9__40.5] *)
RETURN %2
END

Listing 4.3: Two identical functions with comments added which contains the estimated intervals of the operation using IA and AA.

large source files, and could easily have been designed to be more flexible given more time.

In listing 4.4 a simple function is shown. Given its simplicity the optimization can do nothing to reduce it.

FUNCTION Test(%x : INT3; %y : INT5) : INT6;
BEGIN
%tmp = add %x,%y;
RETURN %tmp
END

Listing 4.4: Simple function consisting of an adder.
module TInputSyncNode202(
    input Clock, input Reset,
    input [3−1:0] x_Data, input x_DataReady, output x_DataBusy,
    output [3−1:0] Result_Data, output Result_DataReady, input [1−1:0] Result_DataBusy);

assign Result_Data = x_Data;
assign Result_DataReady = x_DataReady;
assign x_DataBusy = (Result_DataBusy != 0);
endmodule

module TInputSyncNode203(
    input Clock, input Reset,
    input [5−1:0] y_Data, input y_DataReady, output y_DataBusy,
    output [5−1:0] Result_Data, output Result_DataReady, input [1−1:0] Result_DataBusy);

assign Result_Data = y_Data;
assign Result_DataReady = y_DataReady;
assign y_DataBusy = (Result_DataBusy != 0);
endmodule

module TOutputSyncNode205(
    input Clock, input Reset,
    input [6−1:0] returnvalues_Data, input returnvalues_DataReady, output returnvalues_DataBusy,
    output [6−1:0] Result_Data, output Result_DataReady, input [1−1:0] Result_DataBusy);

assign Result_Data = returnvalues_Data;
assign Result_DataReady = returnvalues_DataReady;
assign returnvalues_DataBusy = (Result_DataBusy != 0);
endmodule

Listing 4.5: Verilog code of the input and output nodes of the function in Listing 4.4. These objects only route wires directly through, and are only there to simplify the Verilog code generation.
module TBinarySyncNode204(
    input Clock, input Reset,
    input [3−1:0] X_Data, input X_DataReady, output X_DataBusy,
    input [5−1:0] Y_Data, input Y_DataReady, output Y_DataBusy,
    output [6−1:0] Result_Data, output Result_DataReady, input [1−1:0] Result_DataBusy);

    reg [6−1:0] val;
    reg datavalid;

    wire Busy = (Result_DataBusy != 0) && datavalid;
    wire Ready = X_DataReady && Y_DataReady && !Busy;

    // Generate on an input port if a value is ready
    // and we can’t accept it or if the other input is not ready
    assign X_DataBusy = Busy || (!Ready && X_DataReady);
    assign Y_DataBusy = Busy || (!Ready && Y_DataReady);

    assign Result_Data = val;
    assign Result_DataReady = datavalid;

    always @(posedge Clock)
    if (Reset)
        begin
            val <= 0;
            datavalid <= 0;
        end
    else
        begin
            if (Ready)
                begin
                    datavalid <= 1;
                    val <= $signed(X_Data) + $signed(Y_Data);
                end
            else if (!Busy)
                datavalid <= 0;
        end
    initial
        begin
            val = 0;
            datavalid = 0;
        end
endmodule

Listing 4.6: The addition node itself generated from the code in Listing 4.4. It can be seen that the

Implementation
module Main (
  input Clock, input Reset,
  input [2:0] x_Data, input x_DataReady, output x_DataBusy,
  input [4:0] y_Data, input y_DataReady, output y_DataBusy,
  output [5:0] Result_Data, output Result_DataReady, input [0:0] Result_DataBusy);

wire [2:0] TInputSyncNode202_ResultData;
wire TInputSyncNode202_ResultDataReady;

wire [4:0] TInputSyncNode203_ResultData;
wire TInputSyncNode203_ResultDataReady;

wire TBinarySyncNode204_XDataBusy;
wire TBinarySyncNode204_YDataBusy;
wire [5:0] TBinarySyncNode204_ResultData;
wire TBinarySyncNode204_ResultDataReady;

wire TOutputSyncNode205_returnvaluesDataBusy;
wire [5:0] TOutputSyncNode205_ResultData;
wire TOutputSyncNode205_ResultDataReady;
wire TOutputSyncNode205_ResultDataBusy;

assign Result_Data = TOutputSyncNode205_ResultData;
assign Result_DataReady = TOutputSyncNode205_ResultDataReady;
assign TOutputSyncNode205_ResultDataBusy = Result_DataBusy;

TInputSyncNode202 TInputSyncNode202 ( . Clock ( Clock ) , . Reset ( Reset ) , . x_Data ( x_Data ),
  . x_DataReady ( x_DataReady ) , . x_DataBusy ( x_DataBusy ) ,
  . Result_Data ( TInputSyncNode202_ResultData ) ,
  . Result_DataReady ( TInputSyncNode202_ResultDataReady ) ,
  . Result_DataBusy ( { TBinarySyncNode204_XDataBusy } ) ) ;

TInputSyncNode203 TInputSyncNode203 ( . Clock ( Clock ) , . Reset ( Reset ) , . y_Data ( y_Data ),
  . y_DataReady ( y_DataReady ) , . y_DataBusy ( y_DataBusy ) ,
  . Result_Data ( TInputSyncNode203_ResultData ) ,
  . Result_DataReady ( TInputSyncNode203_ResultDataReady ) ,
  . Result_DataBusy ( { TBinarySyncNode204_YDataBusy } ) ) ;

TBinarySyncNode204 TBinarySyncNode204 ( . Clock ( Clock ) , . Reset ( Reset ) , . X_Data ( TInputSyncNode202_ResultData ),
  . X_DataReady ( TInputSyncNode202_ResultDataReady ) ,
  . X_DataBusy ( TBinarySyncNode204_XDataBusy ) , . Y_Data ( TInputSyncNode203_ResultData ),
  . Y_DataReady ( TInputSyncNode203_ResultDataReady ) ,
  . Y_DataBusy ( TBinarySyncNode204_YDataBusy ) , . Result_Data ( TBinarySyncNode204_ResultData ),
  . Result_DataReady ( TBinarySyncNode204_ResultDataReady ) ,
  . Result_DataBusy ( { TOutputSyncNode205_returnvaluesDataBusy } ) ) ;

TOutputSyncNode205 TOutputSyncNode205 ( . Clock ( Clock ) , . Reset ( Reset ) ,
  . returnvalues_Data ( TBinarySyncNode204_ResultData ) ,
  . returnvalues_DataReady ( TBinarySyncNode204_ResultDataReady ) ,
  . returnvalues_DataBusy ( { TOutputSyncNode205_returnvaluesDataBusy } ) ,
  . Result_Data ( TOutputSyncNode205_ResultData ),
  . Result_DataReady ( { TOutputSyncNode205_ResultDataReady } ) ,
  . Result_DataBusy ( { TOutputSyncNode205_ResultDataBusy } ) ) ;

endmodule

Listing 4.7: The main module of the generated Verilog code. This module contains all instantiations and
input/output from the nodes in the nodetree of the code in Listing 4.4.
Figure 4.1: A block diagram showing all the processes run during compilation of an IR source file.
5.1 FIR filter

To test the implementation a simple FIR filter is implemented and compared to the results gathered in [5]. There a 16 tap FIR filter is compared to two version created with Xilinx inbuilt core generator.

At the time of testing, the compiler implementation did not support loop transformations, so those are performed by hand to show that the IR supports that.

The code for the FIR filter is:

FUNCTION FIR<n , typ >(% sample : typ ; % coef : ARRAY n OF typ ) : typ ;
BEGIN
%a = delay %sample , n , n ;
ALL %3 = array 0 , n DO
%4 = load %a , %3;
%5 = load %coef , %3;
%6 = mul %4, %5;
%7 = sum %6, n ;
END
RETURN %7
END

FUNCTION FirImpl(%x : INT16 ) : INT36 ;
BEGIN
%y = FIR<16 ,# INT16>(%x , <INT8 : 6 ,0 ,−4 ,−3,5,6,−6,−13,7,44,64,44,7,−13−6,6>);
RETURN %y
END

When unrolling the code fully, a nodetree resembling the following code is generated. This code has been written by hand since the compiler does not support automatic unrolling or splitting of loops.

FUNCTION FirImpl(%x : INT16 ) : INT36 ;
BEGIN
%a = delay %x , 16, 16;
%coef = <INT8 : 6,0,−4,−3,5,6,−6,−13,7,44,64,44,7,−13,−6,6>;
%a0 = load %a , 0;
%a1 = load %a , 1;
%a2 = load %a , 2;
%a3 = load %a , 3;
%a4 = load %a , 4;
%a5 = load %a , 5;
%a6 = load %a , 6;
%a7 = load %a , 7;
%a8 = load %a , 8;
%a9 = load %a , 9;
%a10 = load %a , 10;
%a11 = load %a , 11;
%a12 = load %a , 12;
%a13 = load %a , 13;
%a14 = load %a , 14;
%a15 = load %a , 15;
The two extremes of the FIR filters are compiled and synthesized. The synthesis tool used is Xilinx ISE 13.3, and the FPGA used is a Spartan 3 XC3S2000-4.

The DFG of the non-modified FIR filter can be seen in Figure 5.1. The DFG of the unrolled version can be found...
on the attached CD.

![DFG of a 16 tap FIR filter, which has not been unrolled.](image)

**Figure 5.1:** The DFG of a the 16 tap FIR filter, which has not been unrolled.

After synthesis the results gathered are shown in Table 5.1, where they are compared to the results found in [5].

<table>
<thead>
<tr>
<th></th>
<th>FIR filter</th>
<th>FIR Unrolled</th>
<th>FPGA Oberon(16)</th>
<th>Xilinx FIR(Speed)</th>
<th>Xilinx FIR(Area)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LUTs</td>
<td>131</td>
<td>649</td>
<td>367</td>
<td>897</td>
<td>781</td>
</tr>
<tr>
<td>Flip Flops</td>
<td>142</td>
<td>1342</td>
<td>689</td>
<td>1567</td>
<td>904</td>
</tr>
<tr>
<td>HW Multiplier</td>
<td>1</td>
<td>13</td>
<td>13</td>
<td>15</td>
<td>15</td>
</tr>
<tr>
<td>Frequency</td>
<td>150 MHz</td>
<td>116 MHz</td>
<td>172 MHz</td>
<td>214 MHZ</td>
<td>163 MHZ</td>
</tr>
<tr>
<td>Delay(Clocks)</td>
<td>16</td>
<td>6</td>
<td>6</td>
<td>26</td>
<td>20</td>
</tr>
<tr>
<td>Issue rate</td>
<td>16</td>
<td>1.125</td>
<td>1</td>
<td>?</td>
<td>?</td>
</tr>
</tbody>
</table>

**Table 5.1:** Results of synthesis of different FIR filters.

### 5.1.2 Comparison

Overall, the result in this test case is that the proposed dataflow model is slower than a solution created with the methodology proposed in FPGA-Oberon, and slower than the results created with Xilinx.

However, for the simple case the resource requirements are quite a bit lower than the solutions that it is compared to. And the performance is still even comparable to that of the other implementations.

The reason why the new dataflow model performs worse in both area and execution speed performance is the overhead created by the flow control in each functional unit. The added complexity slowly adds up, especially when the bit-widths of calculations are very large.
6.1 Conclusion

A new dataflow model was proposed. This model was designed by investigating existing languages and methodologies designed to ease the development of FPGA programs.

A design of an intermediate language was proposed. The language was designed to properly express the architecture of the dataflow model, and to contain high-level features, such as flow control.

A set of heuristics were proposed. These were designed to allow a compiler to automatically map a description to the most efficient configuration.

A compiler implementation was created, which attempted to integrated all the proposed ideas; however, due to lack of time only support for basic operations was completed. The compiler did not either support the proposed heuristics. But it was shown that it was possible to use the compiler for fairly complex designs. Extending support for the last few missing features should be trivial, given more time.

Using the constructed compiler, a comparison was made between a number of implementations of a FIR filter. The implementation with the proposed methodology was shown to perform worse in some areas, especially the execution speed; however, the solutions generated did show comparable area resource requirements.

6.2 Discussion

The question posed by the project was:

Can a higher level of abstraction of a simple IR language, combined with a datapath oriented dataflow model be used to facilitate FPGA design, by allowing the compiler to simply apply heuristic functions to find out how to transform it into an efficient FPGA architecture? Further, can decoupled access/execute architectures solve the design problems of datapaths with high memory addressing complexity or contention?

Overall the results found with the proposed methodology gives a positive answer. It was shown that the proposed dataflow model can express many of the problems faced in FPGA development. It solved many of the issues that other high-level synthesis languages suffer from, such as limited expression of large scale parallelism, and aleviates some of the challenges faced when integrating many components into a single system.

The intermediate representation proposed has many similarities to state-of-the-art languages of similar nature; however, the inclusion of high-level control flow adds possibilities for the compiler to optimize programs in a very simple way. The heuristics proposed allow this to be done automatically, in a manner resembling the optimization levels of compilers for general purpose processors.

Because the proposed dataflow model is very simple, and in some aspects very constrained, it has a few issues that still needs to be solved. Although the memory architecture, inspired by early supercomputer architectures, solves many problems related to scheduling and dynamic latencies, the constraint introduced to keep the system synchronized limits the type of programs that it can express.
6.3 Future work

The proposed technology shows great promise for future work.

Because of the stream-oriented structure, the dataflow model could be used to express iterative control flow. The varying execution time would effectively be hidden by the dataflow model. This would make the methodology come closer to normal imperative computer programming languages.

Even though the IR language is somewhat high-level, adding integration into existing languages would be very interesting. Given the overall similarities between the proposed IR, and the language used in LLVM, one can imagine that a frontend for an arbitrary language could be created in the same manner as for LLVM.

The design of the dataflow model could accommodate designs where some of the functional units are placed in other clock domains. Using this property would allow a designer to run some parts of the generated FPGA program on a lower frequency, and thereby save power.


Part II

Appendix
A.1 IR Syntax

The entire syntax definition of the proposed IR language in EBNF notation is denoted in the following listing. For each rule, the name is specified first, the syntax for the given rule is then given after the "::=" symbol, and finally terminated with a "."

```
Letter :::= "a" | "b" | ... | "z" | "A" | "B" | ... | "Z".
Digit :::= "0" | "1" | "2" | "3" | "4" | "5" | "6" | "7" | "8" | "9".
Ident :::= Letter | Digit.
Integer :::= Digit | Digit.
Real :::= Integer "." Integer [ ( "E" | "D" ) [ "+" | "-" ] Integer ].
ConstInt :::= Integer.
SimpleType :::= Ident.
ArrayType :::= "ARRAY" ConstInt "OF" SimpleType.
Type :::= ArrayType.
Variable :::= "%" ( Ident | Integer )
GenericValue :::= Ident.
Number :::= [ "+" | "-" ] Integer.
ConstArray :::= "<" SimpleType ";" Operand { "," Operand } ">".
Operand :::= Number.
FunctionArgs :::= [ "<" Operand { "," Operand } ">" ] "(" Operand { "," Operand } ")".
OperationArgs :::= Operand.
Command :::= Ident.
Assignment :::= Variable ";=" ( Command | Operand).
Operation :::= Assignment.
AllStatement :::= "ALL" Variable ";=" Command "DO" Statements "END".
ForStatement :::= "FOR" Variable ";=" Command "DO" Statements "END".
Statement :::= AllStatement.
ParamDecl :::= Variable ";=" Type.
GenericParams :::= [ "<" ( Ident | "=" Ident ) ">" ].
FunctionHeader :::= "FUNCTION" Ident [ GenericParams ] "(" [ ParamDecl ";" ParamDecl ) ")".
Function :::= FunctionHeader "BEGIN" Statements "RETURN" Operand "END".
Module :::= [ Function ]
```

The keywords and symbols of the language are listed in Table A.1.
Table A.1: Keywords and symbols used in the language.